

FDK REFERENCE MANUAL AGILENT ACQIRIS ANALYZERS / STREAMER ANALYZERS

Models covered:

U1080A **AC240/AC210 SC240/SC210**

FDK Reference Manual: Agilent Acqiris Analyzers / Streamer Analyzers

Manual Part Number

U1092-90010

Edition

C-RevA, November 2007

The information in this document is subject to change without notice and may not be construed in any way as a commitment by Agilent Technologies, Inc. While Agilent makes every effort to ensure the accuracy and contents of the document it assumes no responsibility for any errors that may appear.

All software described in the document is furnished under license. The software may only be used and copied in accordance with the terms of license. Instrumentation firmware is thoroughly tested and thought to be functional but it is supplied "as is" with no warranty for specified performance. No responsibility is assumed for the use or the reliability of software, firmware or any equipment that is not supplied by Agilent or its affiliated companies.

You can download the latest version of this manual from http://www.agilent.com/ by clicking on Manuals in the Technical Support section and then entering a model number. You can also visit our web site at

http://www.agilent.com/find/acqiris. At Agilent we appreciate and encourage customer input. If you have a suggestion related to the content of this manual or the presentation of information, please contact your local Agilent Acqiris product line representative or the dedicated Agilent Acqiris Technical Support (ACQIRIS_SUPPORT@agilent.com).

Acqiris Product Line Information

USA (845) 782-6544

Asia - Pacific 61 3 9210 2890

Europe 41 (22) 884 32 90

© Copyright Agilent 2007

CONTENTS

1. Introduction

1.1 Message to the User

Congratulations on having purchased an Agilent Technologies Acqiris data conversion product. Acqiris Analyzers and Stream Analyzers are high-speed data acquisition modules designed for capturing high frequency electronic signals. To get the most out of the products we recommend that you read the accompanying product User Manual, the Programmer's Guide, the Programmer's Reference Manual, and this Firmware Development Kit (FDK) Reference Manual carefully. We trust that the product you have purchased as well as the accompanying software will meet with your expectations and provide you with a high quality solution to your data conversion applications.

1.2 Using this Manual

This guide assumes you are familiar with the operation of a personal computer (PC) running a Windows 95/98/2000/NT4/XP or other supported operating system. In addition you ought to be familiar with the fundamentals of the programming environment that you will be using to control your Acqiris product. It also assumes you have a good understanding of Field Programmable Gate Array (FPGA) use and basic understanding of the principles of data acquisition using either a waveform digitizer or a digital oscilloscope.

The **User Manual** that you also have received (or have access to) has important and detailed instructions concerning your Acqiris product. You should consult it first. You will find the following chapters there:

- Chapter 1 *OUT OF THE BOX,* describes what to do when you first receive your new Acqiris product. Special attention should be paid to sections on safety, packaging, and product handling. Before installing your product please ensure that your system configuration matches or exceeds the requirements specified.
- Chapter 2 *INSTALLATION*, covers all elements of installation and performance verification. Before attempting to use your Acqiris product for actual measurements we strongly recommend that you read all sections of this chapter.
- Chapter 3 *PRODUCT DESCRIPTION*, provides a full description of all the functional elements of your product.
- Chapter 4 *FIRMWARE*, describes the major elements of firmware supplied, as standard or as an option.
- Chapter 5 *RUNNING THE AcqirisANALYZERS APPLICATION*, describes the operation of this basic application which allows you to exercise the capabilities of the analyzer.
- Chapter 6 *PROGRAMMING THE FIRMWARE*, first describes programming aspects that are common to all applications. The second part contains sections that are applicable to specific firmware applications. They are marked as such.

The **Programmer's Guide** is divided into 4 separate sections.

- Chapter 1 *INTRODUCTION,* describes what can be found where in the documentation and how to use it.
- Chapter 2 *PROGRAMMING ENVIRONMENTS & GETTING STARTED*, provides a description for programming applications using a variety of software products and development environments.
- Chapter 3 *PROGRAMMING AN ACQIRIS DIGITIZER*, provides information on using the device driver functions to operate an Acqiris digitizer.

The **Programmer's Reference manual** is divided into 2 sections.

- Chapter 1 *INTRODUCTION,* describes what can be found where in the documentation and how to use it.
- Chapter 2 *DEVICE DRIVER FUNCTION REFERENCE*, contains a full device driver function reference. This documents the traditional Application Program Interface (API) as it can be used in the following environments:

LabWindowsCVI, Visual C++, LabVIEW, MATLAB, Visual Basic, Visual Basic .NET.

This **FDK Reference manual** is a central document for anyone attempting to implement new functionality in the Data Processing Unit of an Analyzer or Streamer Analyzer. It is platform dependent and contains all information leading to a complete custom FPGA firmware design. It is recommended that you read it in its entirety before starting to design. It is divided into 9 separate sections.

1.4 Warning Regarding Medical Use

The Analyzer and Streamer Analyzer cards are not designed with components and testing procedures that would ensure a level of reliability suitable for use in treatment and diagnosis of humans. Applications of these cards involving medical or clinical treatment can create a potential for accidental injury caused by product failure, or by errors on the part of the user. These cards are *not* intended to be a substitute for any form of established process or equipment used to monitor or safeguard human health and safety in medical treatment.

 \bigwedge

WARNING: The modules discussed in this manual have not been designed for making direct measurements on the human body. Users who connect an Acqiris module to a human body do so at their own risk.

1.5 Warranty

Please refer to the appropriate User Manual.

1.6 Warranty and Repair Return Procedure, Assistance, and Support

Please refer to the appropriate User Manual.

1.7 System Requirements

Please refer to the appropriate User Manual.

2. Installation

2.1 Preliminary Remarks

The FDK installation does not install any design tools. It is recommended that you install design tools prior to the FDK installation.

2.2 Installation Types

On a workstation that will be used for firmware development only – no tests or development with actual modules –, you should select the **AcqirisFDK** only installation. If the workstation will also be used for tests and/or development with actual modules, then it is recommended to choose a **Full** installation.

To work with actual modules, the standard Acqiris Software must be installed. This will be automatically verified according to your installation choices, and the Acqiris Software 3.0 installer will be run in a simple, silent mode, as part of the FDK installation if necessary. If you want to control the installation of the Acqiris drivers and software development environment, you should manually run the Acqiris Software installer prior to the FDK installation. You may also want to use a later version of the Acqiris Software. Please refer to the *User Manual - Family of 8-bit Digitizers* for detailed instructions for the installation of the standard Acqiris Software. Note that the standard demo application *AcqirisLive* does not support the Analyzer Mode for AC210/SC210 nor AC240/SC240.

2.3 FDK Installation

To install the FDK, insert the CD-ROM in the computer drive, and select **Install FDK** from the autoplay window. If the FDK window does not start automatically, run AcqirisFDK_ACSC2x0Setup.exe from the Setup folder on the CD-ROM. After the installer starts, follow the instructions carefully.

If you are upgrading to a more recent version, it is recommended that you specify a different Installation Folder, or uninstall the previous version before running AcqirisFDK_ACSC2x0Setup.exe.

Upon completion of the installer, you may need to reboot your computer.

When the installation is completed, all of the files needed for developing a new firmware (except for the Xilinx compiled libraries) will be under the FDKDesign subfolder of the Installation Folder.

HdlDesigner users should set their project mapping to the file:

Installation Folder/HdlDesigner/Mapping/ac240_fdk.hdp (or the appropriate model name).

2.4 Checking Your Installation

After the installation, we recommend that you verify the entire flow with one of the Acqiris base designs in the developer's library. The base designs are described in chapter 5, *BASE DESIGN*.

You should simulate, synthesize, and "Place and Route" the base design. Then, generate a new .bit file and use it instead of the existing .bit file (AC240.bit / AC210.bit / SC240.bit / SC210.bit). Run the application and use the continuous acquisition mode to verify the operation with different acquisition settings (sample rate, channel combination).

The base designs of the library ac240_developer_lib are entirely implemented and delivered with the simulation, synthesis, and "Place and Route" working directories. Comparing the initial log files to those you have generated will increase your confidence that all went right.

2.5 Recommendations on Beginning a New Design

Once you have verified the installation (see above) you may start from one of the base designs modifying it to become your design.

Initially, you may want to leave the core **user_block_example** and its connection in place so that you can use *AcqirisAnalyzers* to verify the data stream and the correct operation of the module with your firmware.

The core **user_block_example** uses less than 1% of the FPGA gates or registers and only 8 blocks of RAM. If necessary it can simply be removed.

NOTE: Developers should modify only their own library or the files in the library ac240_developer_lib. Original files in the library ac240_fdk should not be altered.

3. FDK Overview

The Agilent Acqiris models AC240/210 Analyzers and SC240/210 Stream Analyzers are 6U compactPCI digitizers with on-board data processing in the form of a large field-programmable gate array (FPGA).

Since FPGAs are reprogrammable, these products offer the possibility of designing customer-specific computing algorithms. And, because FPGAs contain a large number of computing elements, such algorithms can be made extremely powerful, with a computing power many times that of today's highend personal computers.

The firmware design kit (FDK) described in this manual covers everything that is needed to develop a custom application on the AC2x0 Analyzers and the SC2x0 Stream Analyzers. The following sections give a short overview of the main components of the FDK.

3.1 The FPGA Cores

The FDK is built on a set of standard cores instantiated in the FPGA. In general, each core is an interface to a system of the DPU. Among these are:

- the Local Bus interface, to connect with the PC
- the external DDR memory interface
- the interface to the digitizer data input stream

3.2 Base Designs

These are complete FPGA programs with functionality implemented to demonstrate the usage of the available cores. The AcqirisAnalyzers program will, by default, load and run the Base Design. Its source code is intentionally left open, making it the best starting point for any new design.

To make the developer's work easier, there are several base designs. There are two base designs without external memory support, a single channel version for the AC210 and a dual channel version for the AC240. There is one base design for an AC240 with support for the (optional) external memory, and one base design for an SC240 with support for the Rocket IO, implementing data streaming with the sfpdp protocol.

3.3 Reference Designs

Reference Designs are real, complete, complex applications. The source code for the reference designs is not available. There are several reference designs described in the AC2x0 or SC2x0 User Manuals.

3.4 The FPGA Design Tools

Two flows are currently supported. The standard Acqiris VHDL flow based on Mentor and Xilinx tools (HdlDesigner, ModelSim, Precision Synthesis, and ISE), and the XST flow based on the Xilinx proprietary synthesizer. For large designs or timing critical designs, Agilent Acqiris recommends using the standard flow based on Precision Synthesis.

Agilent may add new tools in the future, depending on customer requirements.

3.5 The Acqiris Test Bench

In order to simplify the functional verification by simulation, Agilent Acqiris supplies a complete VHDL test system. It is based on a set of high-level commands read from a set of test control text files. There are commands for clock generation, for reading/writing the FPGA (either with single or burst mode access), and for the generation of data input streams (which could also be read from a text file).

Developers do not have to deal with complex signal generation. This is done automatically by the Acqiris Test Bench.

3.6 The .bit File Header

It is often useful to clearly identify a .bit file, or to know what capabilities the loaded .bit file implements. Agilent Acqiris has defined a header with multiple fields for name, revision, and other comments. Some of the values can be read with a driver function. The header is inserted at the front of the .bit file with the FPGALook utility which can also be used to edit or read the .bit file header.

3.7 Overview of the FPGA Core Structure

Key Features

- **FPGA** Xilinx XC2VP70-6 (FF1517 Package)
- **Local Bus Interface (LB) –** Interfaces the FPGA to the Local Bus through which the host PC can read from and write to the FPGA over the PCI bus. The transfer rate maximum is 132 MB/s.
- **Data Entry Interface** Supplies the FPGA with acquisition data retrieved from one or two channels. The data rate depends on the timebase sample rate setting. The maximum rate is 1GB/s per channel.
- **Serial Front Panel Data Port (SFPDP)** Provides an interface to external high-speed optical data link transceivers compliant with the Serial Front Panel Data Port protocol. This core should only be instantiated in firmware for SC Streamer Analyzers.
- **Dual Port Interface [Option]** Provides an interface to the (optional) external dual port memory extension. Each port is 64 bits wide. The Dual Port Static Ram (DPSR) runs at up to 125 MHz, and provides a capacity of 128 Kwords or 1 MB.
- **DDR SDRAM memory controller [Option] –** Provides an interface to two (optional) external SDRAM extensions. Each port is 64 bits wide. Each Synchronous Dynamic Ram (SDR) block runs at up to 166 MHz, provides a capacity of 32 Mwords or 256 MB, and can achieve continuous transfer rates of \sim 2 GB/s.
- **Front Panel IO Control Interface** Supports multiple digital connections to the front panel connectors. Digital signal type and direction are configurable within the FPGA. The interface also supports a 16-bit DAC for the generation of an analog output signal.

3.8 Accessing Registers and Memories

The user application communicates with the FPGA using the function **Acqrs_logicDeviceIO.** This function can directly address 128 registers of 32 bits. Much larger memories can be accessed through the implementation of an indirect addressing method.

Although applications can access all registers, the definition of registers 0 to 63 is reserved for Agilent Acqiris. The definition of the remaining 64 registers is entirely open.

Experience has shown that 2 * 64 registers is not sufficient. The Agilent Acqiris registers 0 to 3 are predefined to implement indirect addressing, thus extending the address space to 2^{32} addresses. The DMA data transfer uses burst readout and indirect addressing at a rate of up to 132 MB/s. Register use is further described in section 4.5.1 *EXTENSION OF THE INTERNAL BUS ADDRESSING SPACE*.

4. Overview of the Data Processing Unit

4.1 Digitizer

The ACxx0 and SCxx0 are fully described in chapter 3 of their respective user manuals. It is recommended to read that before this document.

4.2 Data Processing Unit (DPU)

The DPU is the combination of a Virtex2P FPGA – XC2VP70 speed-6 – and (optional) external memories. There are two instances of a large dynamic Double-Data-Rate high-speed memory (DDRM) for applications needing more memory than available within the FPGA. The additional static Dual-Port memory (DPM) is useful for applications needing simple fast random access memory.

The PCI Interface connects the analyzer card to the host computer through the PCI bus. It translates the complex PCI transactions to the simpler ones of the Local Bus, which connects all major components of the cards, including the FPGA.

Within the FPGA, Agilent Acqiris has defined the Internal Bus (IB), a different data transfer protocol better adapted to an FPGA implementation. The User Core is controlled through the FPGA Internal Bus. The User Core has direct access to all memories and the IO control interface. The De_Interface simply feeds the User Core with acquisition data.

There is additional trigger capability not shown below.

The analog input signals are passed through signal-conditioning amplifiers, where the coupling, offset, and gain can be programmed. Each signal is sampled at up to 1 GS/s and converted to 8-bit values. They are multiplexed to blocks of 16 samples, at up to 62.5 MHz, and passed to the data processing unit.

In case of an AC240 or a SC240 module, the front panel input **INPUT1** corresponds to the data flow B (DE-BusB) and the front panel input **INPUT2** corresponds to the data flow A (DE-BusA). In case of an AC210 or a SC210, the front panel input **INPUT1** corresponds to the data flow A (DE-BusA).

In interleaved operation of the AC240 or SC240, a single signal (Input 1 or 2) is converted by both ADCs in a time-shifted manner, so as to effectively achieve twice the conversion rate of a single ADC. The data flow A has the odd samples $(0,2,4,...)$ and the data flow B has the even samples $(1,3,5,...)$

4.2.1The FPGA – XC2VP70-6

More information on the XC2VP70-6 can be found in the Xilinx documentation. Please refer to it at http://www.xilinx.com/. Its major characteristics are listed below.

4.2.2DPU Clocking Resources

There are 3 different clock source types that can be used within the Data Processing Unit.

- 1. **CK33M** and **CK66M** are two clocks derived from the PCI clock fed by the CompactPCI backplane. **CK33M** is a 33 MHz clock whereas **CK66M** is a 66 MHz clock. They are always available (continuous clock).
- 2. **DECLKA** is driven by the data demultiplexer chip located on the bottom of the board (MACA). Its frequency is derived from the ADC Sampling clock (FS/16) and depends on the Acquisition mode. **DECLKB** is similar to **DECLKA** and is driven by the upper data multiplexer when using the second acquisition channel (available in the AC240 or SC240). Depending on the Acquisition mode these clocks may be stopped. When running, **DECLKA** and **DECLKB** always have the same frequency but they could be phase shifted depending on the acquisition settings (Interleaved acquisition).
- 3. **RefCKA** and **RefCKB** are driven by an external PLL and are intended to generate a clock reference for serial transmission in the SC analyzers. **RefCKA** and **RefCKB** always have the same frequency but may exhibit a small phase shift due to PCB routing delay. It should be noted that **RefCKA** is intended for top edge RocketIO instances whereas RefCKB is intended for bottom edge ones.

The others signals allocated to the clock pads are either dedicated to DCM feedback (**DMem_FB**, **DPA_CLKFB**, **DPB_CLKFB**) or used for low and stable input propagation delay (**TRIGA**).

The clock outputs to the SRAM and DRAM memories use standard IO pads and are phase locked to the internal clock driving the outputs (**DPA_CLK, DPB_CLK, DDRA_CK, DDRB_CK**).

The Data Processing Unit offers up to sixteen clocks pads (IBUFG_ primitives). Each clock pad can be grouped by 2 to provide a differential clock buffer (IBFUGDS_ primitives). The clock source allocation is frozen by the layout of the PCB board and is described in the next table.

The table below presents the various clock sources at the DPU pad level:

Firmware for the SC or AC Analyzers can use up to 14 different clock domains with some area restrictions.

Agilent Acqiris supplies several clock manager cores because a single solution does not cover enough applications. Two global clocks are distributed throughout the whole FPGA (**lbclkg / sysclk**). The User Core should only use these two clock domains. The other 14 possible clock domains are used by the Agilent Acqiris-supplied cores. For further details, please refer to chapter 6 *FDK CORE LIBRARY*. Developers should not have to deal with clock management and generation unless very specific needs make it unavoidable.

4.3 Understanding DMA Transfers

Direct Memory Access (DMA) transfers are the fastest way of transmitting data from the FPGA to the host computer. They are supported in the context of the Indirect Read Access mode (to be described later in section 4.5 *INTERNAL BUS*). After the overhead of some initialization, the operation can read data at each clock transition until the transfer is complete. A validation signal follows the data to indicate valid data; thus the target (i.e. the PCI interface) can control the data flow. A DMA transfer is usually split into several bursts because other operations on the PCI bus may interrupt it and because the destination memory in the computer is paged (4 kB/page under Windows). Each burst generates a complete Local Bus access cycle.

A DMA transfer is always initiated by the host computer. The Local Bus interface supports any sequence of bursts of any size. All designs should do likewise. The target circuitry within the FPGA knows neither the burst size nor the size of the entire DMA transfer. The FPGA must simply respond to requests from the PCI interface until termination of the transfer.

For most operating systems the first burst in a transfer is typically less than 4 kB, because it corresponds to a partial page in the computer. Subsequent bursts usually correspond to the page size of 4 kB and the last burst may be smaller again.

The software that initiates the DMA transfer must know the number of data to be transferred. If the quantity of data to be read is variable, there must be a mechanism for the software to be told the actual number of available data. The simplest solution is to count them within the FPGA and store the value in a register so that the software can read it prior to initializing the DMA transfer.

4.4 Local Bus

The Local Bus connects the FPGA to the PCI interface. The firmware designer does not need to understand the Local Bus in detail, but its signals are visible in the simulation. Thus, a short explanation is given here.

4.4.1Local Bus Address

On the AC/SCxxx board, all resources are accessible from a host computer through the PCI bus. The control CPLD translates the PCI requests into Local Bus requests. Therefore, all resources of the board are connected on the Local Bus which has a 14-bit address bus and provides a 16 KB address space. Note that all addresses are in bytes, but the Local Bus only deals with 32-bit words, therefore the two LSB's of the address is always 0.

The Local Bus address space is divided in two main areas which are shown in the following table.

The processing FPGA of the AC/SCxxx occupies the first FPGA area defined in the range from 0x2000 to 0x23FF. Half this range is reserved for Agilent Acqiris designs; the second half contains the FDK registers. There are 128 32-bit FDK registers. The user application communicates with the FPGA through its registers by using the Agilent Acqiris-supplied API-function **Acqrs_logicDeviceIO**. Although the customer has r/w access to all registers, the definition of the registers 0 to 63 is reserved for Agilent Acqiris. The definition of the remaining 64 registers is entirely open for use by the firmware developer.

As noted earlier, the CPLD translates the PCI requests into Local Bus requests. The Local Bus requests are translated within the FPGA to Internal Bus requests. This last translation is done by the core **lb_interface**. Accessing the FDK registers leads to request on the Internal Bus.

4.4.2Local Bus Signals

4.4.3Local Bus Timing

Each Local Bus transaction starts with the address strobe **LB_ADS_N** and ends with **LB_BLAST_N** and **LB_READY_N** simultaneously low (both active '0'). Once **LB_BLAST_N** is '0', it remains '0' until the first occurrence **LB_READY_N**. If the transaction is a single word read or write, **LB_BLAST_N** will already be active in cycle 2.

4.5 Internal Bus

The Local Bus protocol is not well adapted for an implementation inside the FPGA. Therefore Agilent Acqiris has defined an Internal Bus (IB-BUS). It handles single and burst transfers. The **lb_interface** core connects the Local Bus to the Internal Bus (see description in section 6.7 *LOCAL* **BUS INTERFACE**). The Internal Bus protocol is described there.

An access starts with one of the 3 selection signals rising to '1' (**IB_Customer**, **IB_Acqiris**, or **IB_Cpld**). A firmware designer only deals with the Customer Space. The selected target then replies with **IB_Rdy** until the access ends when the selection signal falls to '0'. If a target needs additional time at the end of the access before it can handle another one, the signal **IB_End** should be driven to '0', forcing the next access cycle to wait until the target sets the signal **IB_End** back to '1'.

The IB-BUS has two 32-bit data busses: **IB_DataW** to write to internal registers and **IB_DataR** to read from internal registers.

Read data multiplexing to the **IB_DataR** bus is implemented with a simple OR. This works because any target should set its **IB_DataR** output to '0' when it is not selected. The same rule applies for Ready multiplexing to **IB_Rdy**. It can also be used for **IB_End** with a simple AND function because the active state is negative.

When the access is a Burst Indirect Access (length of 1 is still possible), the state of **IB_Direct** remains '0' during the entire access. Otherwise, in case of direct accesses, it is driven high.

If the access addresses an unimplemented target, the Local Bus interface will generate a timeout by setting **IB** TimeO to '1' until the access cycle ends. After this **IB** TimeO is set back to '0'.

4.5.1Extension of the Internal Bus Addressing Space

Although the Local Bus protocol supports burst transfers on any address, the core **lb_interface** supports burst transfers only on a single address. This address corresponds to the first FDK register at 0x2200 (or register 0) and is called the **Indirect Data Port**. All other registers are called the **Direct Access Registers**.

The **Indirect Data Port** must be used, in any case, when reading buffers. It operates with two other registers in order to implement indirect addressing. These are the **Buffer Identifier Register** and the **Indirect Address Register**. The **Buffer Identifier Register** extends the capability of the **Indirect Data Port** to address up to 2x128 different buffers (128 for the Customer, 128 for Agilent Acqiris). The **Indirect Address Register** extends the per buffer address space to 2³² addresses. Burst accesses through the **Indirect Data Port** reach a transfer rate up to 132 MB/s.

There are 64 Direct Access Registers reserved for the Customer and 64 for Agilent Acqiris. This is not enough for many designs so we have added a simplified indirect addressing capability for direct accesses. The **Direct Access Registers** can be made to use the **Direct Access Block Register,** an additional address register, if the developer desires. The **Direct Access Block Register** extends the number of possible **Direct Access Registers** to 256 blocks of 64 registers for both the Customer FDK registers and the Agilent Acqiris reserved FDK registers.

Register	Access	Description			
AGILENT RESERVED, customer has r/w access, but developer cannot define any bit in this space					
Ω	R, W	Indirect Data Port: During Indirect (Burst) Access, data are read from, or written to, this register. The signal IB_Addr gets the value of the Indirect Address Register (see below).			
1	R,W	Indirect Address Register: Before an Indirect (Burst) transfer, this register is loaded with the start address from which to read (or to which to write). The signal IB_Addr takes the value of this register when accessing the Indirect Data Port. This address is defined in bytes and auto- incremented by 4 for each 32-bit word that is read or written.			
$\overline{2}$	R, W	Buffer Identifier Register: This register is intended to distinguish between different data buffers. Its value is never auto incremented. The signal IB_IndirCtr takes the value of this register for all accesses to the Internal Bus. Values 0 to 0x7F are reserved for Agilent Acqiris. Values 0x80 to 0xFF are free to be used by firmware developers.			
$3 - 8$	R, W	Reserved for Agilent Acqiris use. Customers shall not define any bits at these locations.			
9		Direct Access Block register: This register is intended to distinguish between different blocks of Direct Access Registers. Its value is never auto incremented. The bits 2316 of the signal IB_Addr takes the value of this register for all Direct Accesses to the Internal Bus. Simultaneously, the bits 13.0 of the signal IB_Addr takes the value of the bits 13.0 of the Local Bus address LB Addr (The other bits of IB Addr remain '0').			
$10-63$	R.W	Reserved for Agilent Acqiris use. Customers shall not define any bits at these locations.			
OPEN REGISTERS, customer has r/w access, all bits are defined by the firmware developer					
64-127	R.W	Block of 64 registers of 32 bits each. Usage is totally free for Customers.			

For a description of the signals IB_xxx mentioned in the table below, please read the next section.

4.5.2List of Internal Bus Signals

4.5.3 Internal Bus Address for the Direct Access Registers

Any transaction on the Internal Bus starts with the signal **IB_Customer** rising to '1'. The transaction ends with the signal **IB_Customer** falling back to '0'. **IB_Customer** is set to '1' for each Internal Bus access to the FDK registers. The signal **IB_Customer** and the Internal Bus address **IB_Addr** must be used to validate the access to the Direct Access Registers.

The value of the Signal **IB_indirCtr** is not relevant and must not be used to validate accesses to the **Direct Access Registers**.

4.5.4 Internal Bus Address for the Indirect Data Port

Any transaction on the Internal Bus starts with the signal **IB_Customer** rising to '1'. The transaction ends with the signal **IB_Customer** falling back to '0'. **IB_Customer** is set to '1' for each Internal Bus access to the **Data Port**. The signal **IB_Customer** and the Internal Bus buffer identifier signal **IB_IndirCtr** must be used to validate the access to a buffer. The Internal Bus address **IB_Addr** can be used to determine the address within the buffer at which the transfer will begin.

While **IB_Customer** is '1', the Internal Bus address **IB_Addr** takes the following value:

[31-0] IND_ADDR The value of the **Indirect Address register**

While **IB_Customer** is '1', the internal buffer identifier **IB_IndirCtr** takes the following value:

[7-0] BUF_ID_REG The bits 7 to 0 of the **Buffer Identifier Register**

4.5.5Direct Access

Direct Access is commonly used to configure a control register or read a status register. It is not intended for reading or writing large amounts of data. Burst transfer is not available for Direct Access mode.

- Note1: This value is actually fixed to 4 CK cycles. Any target should support a minimum of 2 CK cycles for future compatibility.
- Note2: Although the current minimum is 9, any target should support a minimum separation of 2 CK cycles for future compatibility.
- Note3: **IB_DataR** must be valid for readout when **IB_Rdy** is set to '1'. Otherwise **IB_DataR** should be set to '0'.
- Note4: It is possible to assert **IB_Rdy** already in the first clock cycle. A target should set **IB_Rdy** only when it is the source or destination of the current transfer.

4.5.6 Indirect Access Write

Indirect Access write operations may or may not be executed as burst transfers, i.e. as sustained data transmissions without any dead time. The decision on whether the transfer is a burst depends on the driver and/or the PCI-interface. It cannot be influenced by the firmware developer. Therefore all designs must support burst transfers. As long as Write DMA is not supported by the driver, all bursts (which are initiated by the PCI interface) will be of length 1.

The delay Ready to Valid is due to the backward and forward pipelines within the Local Bus interface.

- Note1: It is possible to set **IB_Rdy** to '1' already in the first clock cycle. A target should set **IB_Rdy** to '1' only if it is the source or destination of the current transfer.
- Note2: As the target does not know the size of the burst, it should set **IB_Rdy** to '1' as long as it is ready to receive data and as long as **IB_Customer** remains '1'. **IB_Rdy** shall not be set to '1' for more than two cycles after **IB_Customer** has gone to '0' (in the example above, it should not be set after cycle 13).
- Note3: It is possible to set **IB_End** to '0' already in the first clock cycle. A target should set **IB_End** to '0' only if it is the source or destination of the current transfer. The target should set **IB_End** to '0' until it is ready to start a new burst cycle. A target shall not set **IB_End** back to '1' before the third cycle after **IB_Customer** is set to '0' (in the example above, it should not be assigned before cycle 14).
- Note4: **IB_Valid** is the acknowledgement from the core **lb_interface** to the target after having set **IB_Rdy** to '1'. The data on **IB_DataW** are valid while **IB_Valid** is '1'. The latency from **IB_Rdy** to **IB_Valid** is currently 8 but could change in the future, so any target should wait for **IB_Valid**.
- Note5: **IB_DataW** is valid while **IB_Valid** is '1'. The last **IB_Valid** is always two cycles after **IB_Customer** is set to '0'.
- Note6: A new burst cycle will start, at the earliest, two clock cycles after **IB** End has been set to '1'.
- Note7: If Ctr2 is equal to Ctr1 and if both accesses are write–indirect, then the address is $A2 = A1 + 0x4$ * (the number of previously read data).

4.5.7 Indirect Access Read

Indirect Access read operations may or may not be executed as burst transfers, i.e. as sustained data transmissions without any dead time. The decision on whether the transfer is a burst depends on the driver and/or the PCI-interface. It cannot be influenced by the firmware developer. Therefore all designs must support burst transfers. If the driver uses DMA, the bursts may be of arbitrary length. If the data transfer is not DMA, the bursts are of length 1.

Normally, the driver uses DMA for large data transfers. The programmer can forbid the use of DMA and force the use of single-word transactions on the PCI bus (and consequently on the Local and Internal Busses) by setting the option "DMA=0" when initializing the analyzer board with the function **Acqrs_InitWithOptions**. The non-DMA option may be useful as a diagnostic tool.

A target should not stop sending data before the target selection signal is back to '0'.

- Note1: It is possible to set **IB_Rdy** to '1' already in the first clock cycle. A target should set **IB_Rdy** to '1' only if it is the source or destination of the current transfer.
- Note2: As the target does not know the size of the burst, it should set **IB_Rdy** to '1' as long as it is ready to send data and as long as **IB_Customer** remains '1'. **IB_Rdy** shall not be set to '1' more than two cycles after **IB_Customer** has gone to '0' (in the example above, it should not be assigned after the cycle 13). In the example, the Data D1 to D3 are effectively read out to the PCI bus. The remaining D4 to D9 will be read to the PCI without any further transaction on the FPGA Internal Bus. At the next burst, the target should send first the Data D10 and then continue.
- Note3: It is possible to set **IB_End** to '0' already in the first clock cycle. A target should set **IB_End** to '0' only if it is the source or destination of the current transfer. The target should keep **IB_End** at '0' until it is ready to start a new burst cycle. A target shall not set **IB_End** back to '1' before the third cycle after **IB_Customer** is set to '0' (in the example above, it should not be assigned before cycle 14).
- Note4: **IB_Valid** is the acknowledgement from the core **lb_interface** to the target that has set **IB_Rdy** '1'. The Data on **IB_DataW** are valid while **IB_Valid** is '1'. The latency **IB_Rdy** to **IB_Valid** is currently 8 but could change in the future, so any target should wait for **IB_Valid**.
- Note5: **IB_DataW** is valid while **IB_Valid** is '1'. The last **IB_Valid** is always two cycles after **IB_Customer** is set to '0'.
- Note6: A new burst cycle will start at least two clock cycles after **IB End** has been set to '1'.
- Note7: If Ctr2 is equal to Ctr1 and if both accesses are read–indirect, then the address is $A2 = A1 + 0x4$ * (the number of previously read data, in this case 9).

4.5.8Multi Target Connection

A single target can be connected directly to the Internal Bus port (all IB_xxx signals). A single target could decode multiple direct and/or indirect addresses.

When connecting multiple targets, all of them need to drive the signals IB_Rdy, IB_DataR, and IB_End back to the lb_interface. These lines must be set to a specific state (low for IB_Rdy and IB_DataR, high for IB_End) when the target is not connected, permitting the use of a simple OR or AND as a multiplexer.

The following example shows these connections in case of 8 connected targets, 2 of them using indirect addressing:

IB_Rdy: The signal from all targets should be OR'd.

IB_End: The signal from all targets should be AND'd.

IB_DataR: The signals from all targets should be bit-wise OR'd.

5. Base Design

The Agilent Acqiris-supplied Base Designs are simple but complete designs for use as:

- A starting point for the development of new firmware
- A test application to verify the behavior of the AC2x0/SC2x0 hardware and/or the Agilent Acqiris-supplied cores.

The base designs contain most of the available cores.

5.1 Multiple Base Designs

There are no specific base designs for the SC210. You should use the base design for the SC240, i.e. use **sc240_top_sysclk_str1**.

The four Base Designs in the developer's library are examples of complete, functional firmware including data acquisition, internal buffering, and readout capabilities. The implemented cores offer a necessary set of functions, in order to minimize the work needed to start a new design. They include several registers, the DE-Buffer, and the DE-Monitor. The DE-Buffer is implemented in the block **de_interface** and is always available. It can be read to monitor the input data stream. The DE-Monitor buffer is implemented in the component **user block** example and can also be read to the host computer, to monitor the data stream within the FPGA.

Each Base Design is accompanied by a Test bench component

5.2 Bitfile name for the Base Design

Each base design is completely implemented. The corresponding bitfile could be exercised with the program AcqirisAnalyzer. The cosrrespondance between the base design component and the bitfile is given in this table:

5.3 Overview of the Base Designs

5.3.1AC210 Base Design

The base test **ac210_top_sysclk** is delivered as an example of buffering the acquisition data to a buffer within the FPGA: the **DE-Monitor** buffer. This buffer has the ability to store incoming data, either asynchronously or synchronized with the trigger. It is instantiated within the block **user_block_example**. The bloc ac210_user_block is a template for developers to insert custom designs.

5.3.2Trigger accuracy versus Sampling Rate

This base design implements the simple trigger block **trigger_manager** which has an accuracy directly related to the sampling frequency.

5.4 AC240 Base Design

There are two base test examples for the ac240. The base test **ac240_top_sysclk** is delivered as an example of buffering the acquisition data to a buffer within the FPGA: the **DE-Monitor** buffer. This buffer can be read by program. The base test **ac240** top sysclk mem is identical and contains additional blocks to control and verify the external optional memories.

5.4.1Architecture

The drawing below shows the data flow inside the ac240 Base firmware. The converted data from the ADCs are transmitted as data flows DE-A and DE-B to the data processing FPGA where they are received by a data entry interface. The data are channeled through the two internal data streamsA and B to the block **user_block_example** and **dp_ctr_example**. The **DE-Monitor** lies within the block **user_block_example**. Monitoring the data stream could be immediate or depending on the arrival of a trigger, with a trigger precision of 16 ns.

5.4.2Trigger accuracy versus Sampling Rate

This base design implements the simple trigger block **trigger manager**. The trigger accuracy depends on the sampling rate and on the fact that the channels could be interleaved or not.

5.5 SC240 Base Design

The base streamer example **sc240_top_sysclk_str1** is delivered as an example of streaming data to the front panel optical link by the use of the serial front panel data port interface.

5.5.1Architecture of the Base Streaming Firmware

The drawing below shows the data flow inside the Base Streaming firmware. The converted data from the ADCs are transmitted as data flow DE-A and DE-B to the data processing FPGA where they are received by a data entry interface (includes the DE-Buffer). The data are channeled through the two internal data streams, A and B, to the streamer example block.

The streamer example block generates, manages, and sends three differents type of frames to the sfpdf controller **slc_controller**: the raw data frame, the accumulated data frame, and the parameter data frame.

The block **str1_example** and its functions are described with more details in paragraph **6.23**. The block **scl1_interface** is a simple encapsulation of the core **slc_controller** and is not described in details. The core **slc_controller** is described in details in the paragraph **6.20**.

The TX-Monitor Buffer is a spy of the transmitted frames (TX-Frame). It can be read by the user program.

For verification, the TX output could be looped back to the RX input and the received data could be monitored with the RX-Monitor Buffer and readout by the user program.

5.5.2Trigger Positioning Resolution versus Sampling Rate

There are two trigger modes that could be set by program, the standard trigger and the high resolution trigger. While the standard trigger could be used with any sampling rate, the high resolution trigger should be enabled only for the following sampling rates:

Table 5-1 : Valid sampling rates and resolution of the High resolution trigger

The resolution of the standard trigger is 16 samples in non-interleaved operation and 32 samples when the two channel of the SC240 are interleaved.

5.5.3Trigger Time Stamp

The trigger Time Stamp is only valid for the high resolution trigger. The Time Stamp resolution is identical to the trigger positioning resolution.

5.5.4Front Panel LED Status

5.6 List of Cores Instantiated in Base Designs

5.7 Register List in Base Designs

Note: The registers number 64 to 127 shall not be used for another purpose if the corresponding cores remain in the design.

5.8 Indirect Addressing in AC2x0 Base Designs

Buffer	Address	Access	Available in	Comment		
Identifier	Range	Right	component			
Customer Register Space - Agilent Reserved						
0x00	$0x0$ to	RW.	ddr interface	DDR BANK A, 256 MB		
	$0x3$ FFFFFC					
0x01	$0x0$ to	RW	ddr interface	DDR BANK B, 256 MB		
	$0x3$ FFFFFC					
0x04	$0x0$ to	RW	dp interface	Dual Port Memory 1MB		
	$0x$ FFFFC					
0x08	$0x0$ to	RW	de_interface	DE-Buffer, 8K samples per channel		
	0x1FFC					
0x0C	$0x0$ to	RW	user_block_example	DE-Monitor, 8K samples per channel		
	0x1FFC					
$0x00 - 0x7F$				Reserved for Agilent		
Customer Register Space – Customer Reserved						
$0x80-0xFF$				Reserved for Customer		

The buffers are accessed through the Indirect Data Port at address 0x2200.

5.9 Indirect Addressing in SC2x0 Base Designs

The buffers are accessed through the Indirect Data Port at address 0x2200.

5.10 Simulation

Complete information about the Acqiris Test Bench environment and the available script commands is available in chapter 7 *VHDL TEST BENCH*. There is one Test bench for each base design.

The base design executes the script **Control.txt**, which invokes the other files listed in the table below. All scripts associated to a Test bench component are stored within the side data directory of the Test bench. For the single channel Test bench, this will be:

*\$AcqirisFdkRoot/lib_projects/ac240_developer_lib/hdlgraphic/***base_design_tb**/*struct.bd.info/Sim/**

5.11 Constraints

Two constraint files are supplied. The ".sdc" constraint file is for the Mentor flow with Precision Synthesis, while the ".ucf" constraint file is for all other design flows.

The ".sdc" constraint file is located in the side data directory of each base design:

*…ac240_developer_lib/hdlgraphic/***base_design**/*struct.bd.info/Synthesis/Constraints/*

This file handles clock constraints, FPGA IO timing constraints, and pad location constraints. There are also additional location constraints for the DCM and BUFG primitives.

Otherwise notified, the ".ucf" constraint file (to be used for all other design flows) is based on the Xilinx UCF format. This file is generated by Precision Synthesis and is located at:

*…ac240_developer_lib/precision/***base_design_struct**/**base_design_struct***/*

Other constraints, like signaling type and strength, are passed from the VHDL design with attributes.

More details about design flow and file locations can be found in the chapters **8** *DESIGN FLOW* **and 9** *VHDL LIBRARIES* of this document.

5.12 Interrupt Control

The FPGA is able to generate a hardware interrupt, **processing interrupt**. It must first be enabled in the FPGA by setting the bit[0], INTE of the control register of the core **acq_ctr_reg** to '1'. The interrupt handling can be used by the software with a call to the function **AcqrsD1_waitForEndOfProcessing**.

The interrupt is managed by the interrupt controller in the PCI interface. The FPGA only has to supply a signal at the end of the processing.

The example below shows the interrupt to be generated after the DE-Monitor has been filled. The PCI interface interrupt controller will detect and memorize the rising edge of the signal *Buffer_Full*. The signal *Buffer_Full* can only generate another interrupt after having gone low again.

5.13 Resource Utilization

There are more details for each core in chapter 9 *VHDL LIBRARIES*.

The table below shows the resource usage for the base design **ac240_top_sysclk_ddr** synthesized with Precision Synthesis and XST. It is compared to the resources that are available in the target Xilinx Virtex II Pro – XC2VP70-6FF1517.

The table below shows the resource usage for the base design **ac240_top_sysclk**. It is compared to the resources that are available in the target Xilinx Virtex II Pro – XC2VP70-6FF1517.

The table below shows the resource usage for the base design **ac210_top_sysclk**. It is compared to the resources that are available in the target Xilinx Virtex II Pro – XC2VP70-6FF1517.

6. FDK Core Library

This chapter describes in detail the FPGA cores supplied by Agilent Acqiris. By default, the cores are instantiated in a base design, showing how they should be instantiated and interconnected. If a core is not instantiated in one of the base designs, it is marked and typically described in more detail. The chapter on base designs, **5 Base Design**, lists all instantiated cores.

Core	Library	Short Description
ac210_user_block	ac240_developer_lib	User block skeleton for the ac210
ac240_user_block	ac240_developer_lib	User block skeleton for the ac240
acq_ctr_reg	ac240_fdk	Standard Agilent Register
acq_tmp_struct	ac240_fdk	Temperature monitoring
ck_rst_manager_rg2	ac240_fdk	Clock management for streamer base design
ck_rst_manager_sysclk	ac240_fdk	Clock management for base design without external memory
ck_rst_manager_sysclk_mem	ac240 fdk	Clock management for base design with external memory
dac_interface	ac240_fdk	Front Panel MMCX analog output control
ddr interface	ac240_fdk	Double Data Rate DRAM interface
ddr_ctr_example	ac240_fdk	Example of driving the DDR memory interface
de_interface_1ch	fdk_lib	1 channel interface for data input from the ADC multiplexer
de_interface_2ch	fdk_lib	2 channel interface for data input from the ADC multiplexer
de_interface_2ch_rg		2 channel interface for data input from the ADC multiplexer for streamer application
dlink_interface	ac240_fdk	Front Panel µDB digital IO control
dp_interface	ac240_fdk	Dual Port SRAM interface
dp_ctr_example	ac240_fdk	Example driving the dual port memory interface
lb_interface_m	fdk_lib	Local Bus Interface, wrapper to 1b_interface of the library fdk_lib_h
led_interface	ac240_fdk	Front Panel LED control
pio_interface	$ac240_fdk$	Front Panel MMCX digital IO control
slc1 interface	ac240_fdk	Implementation example of a single link Serial Front Panel Data Port controller
slc_controller	fdk_lib	Serial Front Panel Data Port controller
slc1_interface	$ac240_fdk$	Single interface to the optical link
str1_example	ac240_fdk	Simple streamer example
trigger_manager	ac240_fdk	Trigger control
trigger_manager_1ns	ac240_fdk	High resolution trigger control
user_block_example	ac240_fdk	Example of a basic implementation, including two registers and a buffer to store data from the incoming acquisition stream

6.1 Index of Available Cores

6.2 Base Clock Manager

The core **ck** rst manager sysclk is the base clock manager core. This core implements all resources related to the clocking and the general reset for designs without external memories. It is also the core to choose for designs using the full capability of the available RocketIO serializers/deserializers.

It provides two global clocks (available everywhere within the Data Processing Unit) that should be used for the Internal Bus (**Lbclkg**) and for the User Core (**Sysclk**). The frequency of **Lbclkg** is set to 33 MHz whereas **Sysclk** frequency is fixed at 133 MHz.

The core also provides two clocks for the top and bottom RocketIO instances (**Usrclka, Usrclka2, Usrclkb,** and **Usrclkb2**) with some area restrictions (detailed below).

6.2.1Functional Description

After the bit file has been loaded, the two clocks **Lbclkg** and **Sysclk** begin running. **Lbclkg** is never stopped because it handles communication with the PCI bus. **Sysclk** can be stopped by setting the input **Talarm** to **'**1**'**. This might be useful for shutting down the FPGA or reducing its power consumption in case its temperature rises above a limit. Apart from this unusual situation **Sysclk** should not be stopped. For monitoring the FPGA temperature, please read the descriptions of the cores **acq_tmp_struct** and **acq_ctr_reg**.

Any other clocks are disabled until they are enabled by software. The core **acq_ctr_reg** contains a control and a status register for clock control (Enable/Disable) and monitoring (DCM locked).

The Base Clock Manager core is also able to provide all external memory clocks except the clock for the port B of the SRAM (**DPMem_CKB)**. It is only for this reason that a specific memory clock manager is provided (**ck_rst_manager_sysclk_mem)**.

6.2.2Port Description

6.2.3DCM Location Constraints

The following location constraints must be applied:

6.2.4BUFG Location Constraints

The following location constraints must be applied:

6.2.5Area Restrictions

The two clocks **Lbclkg** and **Sysclk** are distributed throughout the whole FPGA. This reduces the number of available clocking lines to 14. Firmware for the SC or AC Analyzers could use up to 14 different clocks domains with the area restrictions described below.

As stated by the Xilinx rules, any quarter of the FPGA can be fed with only up to 8 different clocks.

As much as possible, the User Core should only use the two main clocks **Lbclkg** and **Sysclk**. The other clocks are used by the Agilent Acqiris-supplied cores.

6.2.6Clock Period Constraints

All the DCM, BUFG, IBUFG, and IBUFGDS instantiated for the clocking scheme are using "LOC" constraints to freeze the clock distribution, whatever the User firmware. For more details, please refer to the location constraints files of the Base Designs.

The IO_STANDARD as well as other constraints are enclosed in the VHDL design and are passed to the synthesizer as VHDL attributes. The synthesizer itself must transfer these constraints on to ISE.

Pad Name	Period	Comment	
CK33M	28 ns	Continuous Clock (issued from PCI)	
DECLKA	14 ns	Frequency depends on the acquisition settings	
DECLKB	14 ns	Frequency depends on the acquisition settings	
REFCKA p	7.5 ns	For SC2x0 (driven by an external PLL)	
REFCKB p	7.5 ns	For SC2x0 (driven by an external PLL)	
DMEM FB p	6 ns	For DDR Controller	

The following clock period constraints must be applied:

Note: The synthesizer must be able to propagate these clock constraints down to the clocks generated from the DCM settings.

6.2.7Resource Utilization

Resource count and relative usage in the target Xilinx Virtex II Pro – XC2VP70-6FF1517:

6.2.8Version History

6.3 Memory Option Clock Manager

The core **ck_rst_manager_sysclk_mem** implements all resources related to the clocking and the general reset for designs including the memory option.

It provides two global clocks (available everywhere within the Data Processing Unit) that should be used for the Internal Bus (**Lbclkg**) and for the User Core (**Sysclk**). The frequency of **Lbclkg** is set to 33 MHz whereas **Sysclk** frequency is fixed to 133 MHz.

The core provides the clocks for the external memories (**DPA_CLK, DPB_CLK**) and for the core **ddr_interface** (**DmemClk, DMemClk_FB,** and **DMemClk_PS**). The clocks to the DRAM memory are driven by the core **ddr_interface_buffer** (**DDRA_CK, DDRB_CK**).

It also provides two clocks for the top RocketIO instances (**Usrclka, Usrclka2**) with some area restrictions (detailed below). It does not supply clocks for the bottom RocketIO.

6.3.1Functional Description

After the bit file has been loaded, the two clocks **Lbclkg** and **Sysclk** begin running. **Lbclkg** is never stopped because it handles communication to the PCI bus. **Sysclk** can be stopped by setting the input **Talarm** to '1'. This might be useful for shutting down the FPGA or reducing its power consumption in case its temperature rises above a limit. Apart from this unusual situation, **Sysclk** should not be stopped. For monitoring the FPGA temperature, please read the description of the cores **acq_tmp_struct** and **acq_ctr_reg**.

The clocks for the DRAM will be active some time after **Sysclk** begins running. There is no way to stop the DDR clocks other than to disable **Sysclk**. The phase of the clocks **DMemClk_FB** and **DMemClk** PS are calibrated during the DDR calibration phase (see the core **ddr** interface).

The clocks for the DRAM and the RocketIO are disabled until they are enabled by software. The core **acq_ctr_reg** contains a control and a status register for clock control (Enable/Disable) and monitoring (DCM locked).

6.3.2Port Description

6.3.3DCM Location Constraints

The following location constraints shall be applied.

6.3.4BUFG Location Constraints

The following location constraints shall be applied.

Bottom side BUFG

6.3.5Area Restrictions

The two clocks **Lbclkg** and **Sysclk** are distributed throughout the whole FPGA. This reduces the number of available clocking lines to 14. Firmware for the SC or AC Analyzers could use up to 14 different clocks domains with the area restrictions described below.

As stated by the Xilinx rules, any quarter of the FPGA can be fed with only up to 8 different clocks.

As much as possible, the User Core should only use the two main clocks **Lbclkg** and **Sysclk**. The other clocks are used by the Agilent Acqiris-supplied cores.

6.3.6Clock Period Constraints

All the DCM, BUFG, IBUFG, and IBUFGDS instantiated for the clocking scheme are using "LOC" constraints to freeze the clock distribution, whatever the User firmware. For more details, please refer to the location constraints files of the Base Designs.

The IO_STANDARD as well as other constraints are enclosed in the VHDL design and are passed to the synthesizer as VHDL attributes. The synthesizer itself must transfer these constraints on to ISE.

The following clock period constraints must be applied:

Note: The synthesizer must be able to propagate these clock constraints down to the clocks generated from the DCM settings.

6.3.7Resource Utilization

Resource count and relative usage in the target Xilinx Virtex II Pro – XC2VP70-6FF1517:

6.3.8Version History

6.4 Streamer Clock Manager

The core ck rst manager $rg2$ is the clock manager for streamer application that includes the high resolution trigger core **trigger_manager_1ns**. It is instantiated in the streamer base design.

It provides two global clocks (available everywhere within the Data Processing Unit) that should be used for the Internal Bus (**Lbclkg**) and for the User Core (**Sysclk2**). The frequency of **Lbclkg** is set to 33 MHz whereas **Sysclk2** frequency is fixed at 133 MHz.

The core also provides two clocks for the top RocketIO instances (**Usrclka, Usrclka2**) with some area restrictions (detailed below).

The core also provides clocks for the data-entry interface and for the high resolution trigger interpolator (**declkbg, declkb4g, and declkb4Qg**). These clocks shall only be used for the data entry interface and for the high resolution trigger core. These clocks shall be enabled and could be phase adjusted by program using the register Trigger Control of the core **trigger_manager_1ns**.

After the bit file has been loaded, the two clocks **Lbclkg** and **Sysclk** begin running. **Lbclkg** is never stopped because it handles communication with the PCI bus. **Sysclk** can be stopped by setting the input **Talarm** to **'**1**'**. This might be useful for shutting down the FPGA or reducing its power consumption in case its temperature rises above a limit. Apart from this unusual situation **Sysclk** should not be stopped. For monitoring the FPGA temperature, please read the descriptions of the cores **acq_tmp_struct** and **acq_ctr_reg**.

Any other clocks are disabled until they are enabled by software. The core **acq_ctr_reg** contains a control and a status register for clock control (Enable/Disable) and monitoring (DCM locked).

NOTE Because DCM are used for generation of all clocks **DeclkX**, this core should be used only for ADC sampling rate of 500 MS/s and 1 GS/s (in interleaved mode, this is equal to a sampling rate of 1 GS/s and 2 GS/s). For lower sampling rates, the DCM will unlock and the behavior will not be guaranteed. Lower sampling rates can be implemented by sparsing the data within the firmware.

6.4.1Port Description

System Clock

6.4.2DCM Location Constraints

The following location constraints must be applied:

6.4.3BUFG Location Constraints

The following location constraints must be applied:

6.4.4Area Restrictions

The two clocks **Lbclkg** and **Sysclk2** are distributed throughout the whole FPGA. This reduces the number of available clocking lines to 14. Firmware for the SC or AC Analyzers could use up to 14 different clocks domains with the area restrictions described below.

As stated by the Xilinx rules:

- Any quarter of the FPGA can be fed with only up to 8 different clocks.
- Facing BUFG could not access the same quadrant.

As much as possible, the User Core should only use the two main clocks **Lbclkg** and **Sysclk2**. The other clocks are used by the Agilent Acqiris-supplied cores.

Sysclk2 is a global clock because the facing BUFG handle the clock **declkbQg** which drives no ressources at the exception of the feedback loop of a DCM.

Sysclk could access all quadrants except the NE quadrant. Only one of clock **Sysclk** and **Sysclk2** can be the global clock. The choice here is to have the faster clock as the global clock. This could be modified by using the BUFG 2P for **Sysclk** and 0P for **Sysclk2**. In this case, **Sysclk** will be global and **Sysclk2** will not.

All the DCM, BUFG, IBUFG, and IBUFGDS instantiated for the clocking scheme are using "LOC" constraints to freeze the clock distribution, whatever the User firmware.

The IO_STANDARD, the BUFG location, as well as other constraints are enclosed in the VHDL design and are passed to the synthesizer as VHDL attributes. The synthesizer itself must transfer these constraints on to ISE.

6.4.5Clock Period Constraints

The following clock period constraints must be applied:

Note: The synthesizer must be able to propagate these clock constraints down to the clocks generated from the DCM settings.

6.4.6Resource Utilization

Resource count and relative usage in the target Xilinx Virtex II Pro – XC2VP70-6FF1517:

6.4.7Version History

6.5 User Block Skeleton

The component **ac240_user_block** is the skeleton to complete when designing firmware for the AC240 or SC240. The component **ac210_user_block** is the equivalent for the AC210 and SC210; only the connections of the second channel are removed.

Each User Block is essentially empty, but has almost all possible IO connections to the other cores that are instantiated in the Base Designs. All output signals are set to their default state.

The external µdB Signal IOs are configurable by the customer and thus should be adapted to the requirements.

The two User Block skeletons reside in the library **ac240_fdk** as well as in the library **developer_lib**. Developers should only modify those in **developer_lib** or a copy of it.

6.5.1Port Description

6.5.2Version History

6.6 User Block Example

The core user block example is delivered as an example in the Base Design. It has a built-in buffer, the IN-Buffer, capable of storing 8K samples per channel from the internal data stream. The IN-Buffer contents can be displayed with the application AcqirisAnalyzers.

There is a control register to configure the mode of operation and a status register indicating if the IN-Buffer is full.

This component can be found in the library ac240_fdk as well as in the library developer_lib. Developers should only modify the one in developer_lib or a copy of it.

6.6.1Functional Description

The configuration of the user firmware is typically done *after* the continuous acquisition has been started. The operating mode of the IN-Buffer must be configured either to triggered, by setting the bit **Triggered** of the control register to '0', or to non-triggered by setting the bit **Triggered** to '1'. Filling the IN-Buffer is enabled by setting the bit **Start** in the control register to '1'.

Filling the IN-Buffer will start either immediately or after a trigger occurred. The bit **Full** of the status register will be set '1' after the IN-Buffer has been completely filled. The signal **Buffer_full** reflects the state of the bit **Full**.

Reading the IN-Buffer should begin only after the buffer has been filled, i.e. **Full** is '1'. Before reading the IN-Buffer you should select the read mode, either CHA, CHB, or interleaved, by setting the bits **InRwMode** to the desired value. In the case of AC210 or SC210, the mode should be set to CHA.

The bit **Full** of the status register and the signal **Buffer_full** from the User Block will be reset to '0' after the bit **Start** in the control register is set back to '0'.

One could use the signal **Buffer_full** to generate an interrupt.

6.6.2Port Description

6.6.3Registers

6.6.3.1 User Control Register

		v.v.v.1			USU UTHUT KULSISIU				
	Register Space			Register Number		Register Address			
	Customer		64		0x2300				
	31.13		12		11		10		9.8
			Start				Triggered		
	7.6		5.4				3.1		$\overline{0}$
				InRWMode LED					
[0]	LED		Software LED control for front-panel LED L1. This bit also controls RW the activity on the output signal Full. LED must be set to '1' to enable the signal Full.						
[54]	InRWMode		RW	Configure IN-Buffer for read and write operation					
				0 ₀ 01 10	Channel A Channel B (AC240 only)				Channel A and B Interleaved (A0, B0, A1, B1) (AC240 only)
$[10]$	Triggered		RW		Select triggered or non-triggered mode				
				0 $\mathbf{1}$	Start is issued. following the Start.		Sample will be stored to the IN-Buffer immediately after the Sample will be stored to the IN-Buffer after next Trigger		
$[12]$	Start		RW						Start acquiring immediately if the bit $\pi \rightarrow$ general is set to '0', or after the first trigger occurrence if the bit Triggered is set to '1'.
							Start must be maintained '1' until the buffer is read.		

[31] Full R Buffer full. It becomes '1' after the buffer has become full. It is cleared when the bit Start returns to '0', enabling a new acquisition to start.

6.6.4Accessing the IN-Buffer

The IN-Buffer can be read using the Indirect Addressing register. The IN-Buffer contains 8K samples per channel. The Indirect Address Register and Buffer Identifier Register should be set prior to reading or writing the IN-Buffer.

6.6.4.1 IN-Buffer

[31..0] D3 - D0 RW The bytes D0-D3 each correspond to an 8-bit sample.

The order, big or little Endian, is configured in the Acqiris general control register (see the core **acq_ctr_reg**).

6.6.5Resource Utilization

Resource count and relative usage in the target Xilinx Virtex II Pro – XC2VP70-6FF1517:

6.6.6Version History

6.7 Local Bus Interface

The core **1b** interface m is the FPGA interface to the Local Bus. Its source is not open. Agilent delivers a compiled version for Modelsim and an EDIF file for ISE.

This core also contains a firmware identifier used by the driver to prevent unauthorized use of the firmware. For details, refer to the section 6.7.5 *PROTECTION OF FIRMWARE CODE*.

Examples of standard target components handling single and burst transfers can be found among the cores **lb_iotarget_*** in the library **fdk_lib**.

The Local Bus and Internal Bus protocols were described in detail in sections 4.4 *LOCAL BUS* and 4.5 *INTERNAL BUS*.

6.7.1Functional Description

The queries from the PCI interface are decoded and generate transactions to the Internal-Bus, IB bus. The dialog is very simple, based on a selection signal passed along with address, data, and direction. The core **lb_interface_m** waits for the acknowledgement (**IB_Ready** & **IB_End**) to end the transaction.

The Local Bus interface is entirely synchronous to the PCI clock, always running at 33 MHz.

Two access types have been defined, Direct and Indirect. The Direct Access type directly reads or writes a single 32-bit word, while Indirect Access handles large data buffers.

The Local Bus interface contains a number of data pipelines. If a data read operation is the continuation of a previous read (i.e. is initiated without a new address), then the Local Bus interface will present the data in the pipelines until they are empty. Only at that point will the Local Bus interface request more data from the internal target.

For example if Indirect Access is used in non-DMA mode, each read will be a single read. The first read transaction will fill the entire pipeline; the subsequent ones will read the pipeline until empty and then read the target again.

6.7.2 Instantiation

This core is connected to the FPGA Local Bus port through its companion, the core **lb_chip_io** which includes all Xilinx I/O buffers. On the left are the connections outside the FPGA, on the right the connections to the FPGA Internal Bus.

6.7.3Port Description

The table below only lists the connections to the Local Bus and to the Internal Bus.

ACQUISITION STATUS

6.7.4Access Time Out

If a target does not respond **IB_Rdy** within 64 clock cycles, a timeout will be issued setting **IB_TimeO** to '1'. The Local Bus interface automatically generates an acknowledge signal to the Local Bus, setting **LB_READY_N** to '0' until completion of the Local Bus access. Any data will be lost, both on reading and writing. Any target should reset itself to the idle state when time out occurs.

6.7.5Protection of Firmware Code

The core **lb** interface m contains a firmware identifier used by the driver to prevent unauthorized use of the firmware.

If the 16 lower bits of the Permission Code Register are set to 0x0000 or 0xFFFF with the signal **PermissionCode**, the driver software considers the firmware as unprotected and permits software access to the FPGA. If another value is set (for details, see Code Protection Register in the next section), the driver only grants access to the FPGA if the on-board EEPROM contains the corresponding code. This mechanism permits the authorization of protected firmware usage on each AC/SC2x0 individually. A single board can support multiple protection codes so that it can be used with a number of different protected firmware versions.

The EEPROM must be loaded by Agilent, so developers wishing to use the protection mechanism should contact Agilent.

6.7.6Registers

6.7.6.2 Indirect Access Port

This register gives access to large data blocks, together with the Indirect Address Register and the Buffer Identifier Register. As seen by the control software, it acts like a FIFO data port.

[31..0] IndirData RW Indirect Data value. Every read or write access uses the indirect address defined by the Indirect Address and Buffer Identifier registers.

[31..0] IndirAddr RW This register defines the address for Indirect Access. It is used when accessing the Indirect Access Port. This address is defined in bytes and is auto incremented by 4 for each read or written word from / to the Indirect Access Port. The signal **IB_Addr** will take the value of **IndirAddr** when the access on the Internal Bus is an Indirect Access.

6.7.6.4 Buffer Identifier Register

[31..0] IndirCtr RW This register defines the target for Indirect Access. The signal **IB_IndirCtr** takes the value of **IndirCtr** when the

access on the Internal Bus is an Indirect Access.

6.7.6.5 Code Protection Register

NOTE: A firmware permission code is a 16-bit value that is embedded within any FPGA Firmware. This is the value of the signal **PermissionCode** connected to the core **lb_interface_m**.

The values 0x0000 and 0xFFFF are reserved, to define unprotected firmware.

Using a different permission code value would block any FPGA register access on modules that do not contain this value within their EEPROM. Please contact Agilent Technical support if you want to modify the EEPROM for such protection.

6.7.6.6 Direct Access Block Register

[7..0] DIR_BLOCK_NBR RW This register defines the IB-BUS register block for subsequent accesses to the **Direct Access Registers**.

> The bit signal **IB_Addr** takes the value of **IndirCtr** when the access on the Internal Bus is an Indirect Access.

6.7.7Constraints

• Clock Constraint

This core assumes a CLK frequency of 33 MHz. This constraint must be defined for the clock manager component and is automatically propagated throughout the whole design.

• Input Signal Constraints

Pad to register delay must not exceed 10 ns. For more details, please read the .sdc or .ucf constraint files of the BaseDesign.

• Output Signal Constraints

All output signals are registered. All output registers should be located within the IOB. All are of type LVTTL, slow, 12 mA.

Clock to output delay must not exceed 10 ns. For more details, please read the .sdc or .ucf constraint files of the BaseDesign.

6.7.8Resource Utilization

Resource count and relative usage in the target Xilinx Virtex II Pro – XC2VP70-6FF1517:

6.7.9Version History

6.8 DE Interface for 1 and 2 Channels

The cores **de_interface_1ch** and **de_interface_2ch** are the FPGA interfaces handling the digitized data input streams for the AC210 and the AC240.

6.8.1Functional Description

After the ADC conversion, the samples from each channel are de-multiplexed to the DE-Bus. Each DE-Bus is 16 samples wide, transmitting 16 samples every 16 ns when running at the maximum sample rate, 1 GS/s/channel.

When the AC240 is configured to run as a single channel at 2 GS/s, the input signal Ch1 or Ch2 is sent to both ADCs. Each ADC drives the DE-Bus in an identical manner as in the two-channel configuration.

Once the acquisition is started, a continuous stream of data flows to the FPGA, along with the DE-Bus clocks **DECLKA** and **DECLKB**. Both are equal to the ADC clock, divided by 16.

The core has a built-in Buffer, the DE-Buffer, which has two ports and behaves like a FIFO. The data are clocked at the input on the falling edge of **DECLKA,** respectively **DECLKB,** and are read out with the clock **StreamCK**. **StreamCK** can be completely asynchronous to the input clock. Of course, **StreamCK** cannot be slower than **DECLKx**. When the frequency of **StreamCK** is greater than the frequency of the **DECLKx** clock, the data valid signals **SP_Data_Val_A** and **SP_Data_Val_B** are set '1' when there is valid data on the data output **SP_Data_A** and **SP_Data_B**.

StreamCK is usually connected to the system clock **Sysclk**, defined in the base designs.

The DE-Buffer also handles the trigger status signal which can be used to determine the position of a trigger with the resolution of one sample or one data block of 16 samples, depending on the trigger core.

The DE-Buffer can be read or written through the Local Bus. Its contents can be frozen (by preventing the incoming data stream from overwriting the buffer) and continuously repeated on the output stream port. This might be useful for verifying the operation of the firmware with exactly known data (acquired data always contains a small amount of noise). DE-Buffer is 8 KB per channel.

6.8.2 Instantiation

The core **de_interface_2ch** is connected to two DE-Bus instances through its companion **de_chip_io** that includes all Xilinx I/O buffers for one bus. On the left are the connections outside the FPGA, on the right the connections to the FPGA internal cores.

Instantiation of the core **de_interface_1ch** is identical, except that the component **DE_Buffer_io_B** is not instantiated.

6.8.3Port Description

6.8.4Output Stream Bus

The two data streams are fully coherent. The two signals **SP_Data_Val_A** and **SP_Data_Val_B** are always '1' simultaneously and '0' simultaneously.

StreamCK period is Half DECLK period

StreamCK period is equal to DECLK period

For the AC240 dual channel mode (non-interleaved), **SP_Data_A** corresponds to the front-panel signal connector "INPUT2" while **SP_Data_B** corresponds to the front-panel signal connector "INPUT1".

For the AC210, **SP_Data_A** corresponds to the front-panel signal connector "INPUT".

The most significant bits (120 to 127) correspond to the first (oldest) acquired sample, and the lowest bits (0 to 7) correspond to the last acquired sample. Each value can be raw or signed, selectable with the bit **Unsigned** of the **de_control** register.

In the case of interleaved acquisition (AC240 in single channel mode), **SP_Data_A** and **SP_Data_B** are interleaved. All even samples (samples 0, 2, 4, 6 …30 of a 32-sample data block) are on **SP_Data_A** and all odd samples (samples 1, 3, 5, 7 …31) are on the bus **SP_Data_B**. The sample 0 is the oldest, i.e. the first acquired sample.

v.v. t. Data boar ee and Ordering				
Module	Mode & Source	Sample oldest $= 0$		
AC240	Dual channel Source is input1	0 to 15	$S(i) = SP$ Data $B(127-(i*8))$ to 120- $(i*8)$	
AC240	Dual channel Source is input2	0 to 15	$S(i) = SP$ Data A(127-($i*8$) to 120-($i*8$))	
AC240	Single channel	0 to 30, step 2	$S(i) = SP_$ Data $A(127-(i*4)$ to 120- $(i*4))$	
	Source is input1			

6.8.4.1 Data Source and Ordering

1 to 31, step 2

0 to 15 S(i) = SP_Data_A(127-(i*8) to 120-(i*8))

 $S(i) = SP_Data_B(127-((i-1)*4)$ to $120-((i-1)*4)$)

6.8.5Registers

and **input2**

Source is **input1**

AC210 Single channel

6.8.5.1 DEControl Register

6.8.5.2 DE_Buffer Operating Mode

Use only the first mode (00) for normal operation!

6.8.6Accessing the DE-Buffer

The DE-Buffer contents can be read in burst mode using the Indirect Addressing Register. The DE-Buffer contains 8K samples per channel. The Indirect Address Register and the Buffer Identifier Register should be set prior to reading or writing the DE-Buffer.

6.8.6.1 DE-Buffer

[31..0] D3 - D0 RW The bytes D0- D3 each correspond to an 8-bit sample.

The format is signed or unsigned as defined by the **DEControl** register.

The order, big or little Endian, is configured in the Agilent general control register (see the core **acq_ctr_reg**).

6.8.7Constraints

• Clock Constraint

This core assumes an **IB_Clk** frequency of 33 MHz. This constraint must be defined for the clock manager component and is automatically propagated throughout the whole design.

• **declkag** and **declkbg** Clock Constraint

The maximum frequency of DECLKA and DECLKB is 62.5 MHz, for a sample rate of 1 GS/s (noninterleaved), or 2 GS/s when the 2 channels of an AC240 are interleaved. This constraint must be defined for the clock manager component and is automatically propagated throughout the whole design.

• Input Signal Constraints

All FPGA inputs are registered. All input registers must be located within the IOB.

6.8.8Resource Utilization

De_interface_1ch:

Resource count and relative usage in the target Xilinx Virtex II Pro – XC2VP70-6FF1517:

De_interface_2ch:

Resource count and relative usage in the target Xilinx Virtex II Pro – XC2VP70-6FF1517:

6.8.9Version History

6.9 DE Interface for SC240 and High Resolution Trigger

The core **de_interface_2ch_rg** is identical to the core **de_interface_2ch** except for the DE input clocking scheme that uses only the clock **declkbg** instead of the two clocks **declkbg** and **declkag**. This was necessary to be able to place and route all the clocks used for the streamer and the high resolution trigger.

Please read the previous section for a complete description. This section only contains the essentials.

NOTE: Because DCM are used for generation of all clocks **DeclkX**, this core should be used only for ADC sampling rate of 500 MS/s and 1 GS/s (in interleaved mode, this is equal to a sampling rate of 1 GS/s and 2 GS/s). For lower sampling rates, the DCM will unlock and the behavior will not be guaranteed. Lower sampling rate can be implemented by sparsing the data within the firmware.

6.9.1 Instantiation

The core **de_interface_2ch_rg** shall be used for streamer applications if the **trigger_manager_1ns** core is instantiated for the trigger.

6.9.2Port Description

6.9.3Version History

6.10 Trigger Manager

The core **trigger manager** generates a trigger derived from the trigger system on the module. The trigger can be one of these possible trigger sources: Ch1, Ch2, or External Trigger In.

6.10.1 Functional Description

The core **trigger_manager** controls if the trigger is enabled or not. It also formats the accepted trigger signal and forwards it to the **de_interface**. This is because the trigger signal has to be routed consistently through the DE_Buffer in order to keep the simultaneity between the incoming sample and the trigger signal.

The trigger does not necessarily have to be used. It only generates a marker in the data stream. It does not directly affect the data stream which remains continuous.

There are two differential trigger input signals: **TRIG_p** / **TRIG_n** and **TRIGA_p** / **TRIGA_n**. **TRIG** directly reflects the output of the trigger comparator, while **TRIGA** represents the 'accepted' trigger. **TRIGA** remains low as long as **TRIGEN** remains '0', i.e. the trigger accept circuit has not been enabled. Setting **TRIGEN** to '1' enables the trigger accept circuit. After enabling, the signal **TRIGA** becomes '1' at the first occurrence of a trigger. **TRIGA** then remains '1' and goes low only after **TRIGEN** is reset to '0'.

The core **trigger_manager** has the two trigger enable inputs **Trig_Enb_Acq**, **Trig_Enb_Usr**. The signal **Trig_Enb_Sel** selects which of the input trigger enables drives the trigger enable output **TRIGEN**.

6.10.2 Port Description

6.10.3 Trigger and Trigger Accept Circuit

The diagram below shows the trigger and accepted trigger as implemented on the module (outside the FPGA). This circuit is implemented with high speed logic in order to reduce the meta-stability of the accepted trigger.

6.10.4 Trigger Control Timing Diagram

6.10.5 Constraints

• **declk** Clock Constraint

This core assumes a **declk** frequency of maximum 62.5 MHz. This constraint must be defined for the clock manager component and is automatically propagated throughout the whole design.

• Input Signal Constraints

Timing for **TRIG** and **TRIGA** need not be constrained, but there is a location constraint due to the clock distribution. Thus the IOB of the **TRIGA** buffer can not be used with the **declkag** clock; otherwise the Place & Route path fails. The first register location is constrained to be in the nearest quarter where **declkag** is routed. Please refer to the *.sdc file for more details about the LOC constraints associated with the **TRIGA** input.

• Output Signal Constraints

TRIGEN output delay need not be constrained. The default LVTTL 12mA slow output driver is fine.

6.10.6 Resource Utilization

Resource count and relative usage in the target Xilinx Virtex II Pro – XC2VP70-6FF1517:

Resources Used Available Utilization

6.10.7 Version History

6.11 High Resolution Trigger Manager

The core **trigger manager lns** generates a trigger derived from the trigger system on the module. The trigger can be one of these possible trigger sources: Ch1, Ch2 or External Trigger In. It is comparable to the core **trigger_manager** but with an improved resolution.

The core **trigger_manager_1ns** has two operating modes. The first mode replicates the function of the core **trigger_manager**. Please read the previous section for details about this mode. The second mode has an enhanced resolution in order to achieve a trigger resolution of one sample (inputs noninterleaved) or two samples (inputs interleaved).

6.11.1 Functional Description

The core **trigger_manager_1ns** controls if the trigger is enabled or not. It also formats the accepted trigger signal and forwards it to the **de_interface**. This is because the trigger signal has to be routed consistently through the DE_Buffer in order to keep the simultaneity between the incoming sample and the trigger signal.

The trigger does not necessarily have to be used. It only generates a marker along the data stream. It does not directly affect the data stream which remains continuous.

The two bits **TRM** of the Trigger Control Register control the trigger mode. There are four modes. The first mode (**TRM** set to '00') replicates the function of the core **trigger_manager**. The enhanced resolution mode is enabled when **TRM** is set to '01'. The two additional modes are reserved for Agilent verification purpose.

The core **trigger_manager** has the two trigger enable inputs **Trig_Enb_Acq**, **Trig_Enb_Usr**. The signal **Trig Enb Sel** selects which of the input trigger enables drives the trigger enable output **TRIGEN**.

There are two differential trigger input signals: **TRIG_p** / **TRIG_n** and **TRIGA_p** / **TRIGA_n**. **TRIG** directly reflects the output of the trigger comparator, while **TRIGA** represents the 'accepted' trigger. **TRIGA** remains low as long as **TRIGEN** remains '0', i.e. the trigger accept circuit has not been enabled. Setting **TRIGEN** to '1' enables the trigger accept circuit. After enabling, the signal **TRIGA** becomes '1' at the first occurrence of a trigger. **TRIGA** then remains '1' and goes low only after **TRIGEN** is reset to '0'.

After **TRIGA** rises to '1', the output signal **Formatted_Tracpt** will rise to '1' and remains '1' for one **declk** period. The signal **Loc_Tracpt** will indicate the sample (in the bloc: 0 to 15) at which the trigger occurred.

The core delivers a timestamp with a resolution equal to the resolution of the trigger. The value is updated when **TRIGA** rises to '1'.

The signals **Formatted_Tracpt_dly** and **Loc_Tracpt_dly** are the signals **Formatted_Tracpt** and **Loc_Tracpt** digitally delayed by a programmable value (**TRDL** of the register **TriggerDelay**) with a resolution equal to one sample. This is useful for adjusting the position of the trigger relative to the data.

The Status of the core can be interogated in a program by reading the status registers **Trigger Status Lo** and **Trigger Status Hi**.

6.11.2 Port Description

6.11.3 Registers

6.11.3.1 Trigger Control Register

NOTE Users are only allowed to control the bit **TRDI** to reset the DCM (in order to get them locked), the bits **TRM** to set the trigger mode and the bit **TRTC** to reset the timestamp. All other bits shall remain '0'.

[1..0] TRM RW Trigger Mode

01 High resolution trigger. . The resolution is 1 sample when the channels are not interleaved or 2 samples in case of the SC240 in interleaved channel mode.

6.11.3.2 Trigger Status Lo

This register is used to retrieve the trigger status and the lower part of the trigger timestamp value

6.11.3.3 Trigger Status Hi

This register is used to retrieve the upper part of the trigger Timestamp value.

[31..0] TSTH R Bit 55 to 24 of the Trigger Timestamp. This value is Valid if **GRN** is '0' and **TRO** is '1'.

6.11.3.4 Trigger Delay

This register could be used to delay the trigger event relative to the data. The resolution is one sample when the module operates in dual channel mode or two samples when the two channels are interlaced to double the sample rate.

[6..0] TRDL RW Trigger Compensation. The Trigger event is shifted forward, relative to the data stream, by a number of samples equal to the value of **TRDL**.

The valid range is 0 to 127.

6.11.4 Constraints

• declk Clock Constraint

This core assumes a **declk** frequency of minimum 31.25 MHz and maximum 62.5 MHz. This constraint must be defined for the clock manager component and is automatically propagated throughout the whole design.

• Input Signal Constraints

In order to ensure the same delay of the **TRIGA** input across successives implementations, a location constraint is applied to the registers TraQ1 through TraQ4.

There are other crucial placement constraints to insure the resolution and linearity of the trigger positioning.

Please refer to the *.sdc file for more details about the LOC constraints associated with this core.

• Output Signal Constraints

TRIGEN output delay need not be constrained. The default LVTTL 12mA slow output driver is fine.

6.11.5 Resource Utilization

Resource count and relative usage in the target Xilinx Virtex II Pro – XC2VP70-6FF1517:

6.11.6 Version History

6.12 Acqiris Register

6.12.1 Functional Description

The core **acq_ctr_reg** implements a control register and a status register that must be preserved in all designs.

The Control register is used to control the clocking schemes, to define the data format during the readout and to enable the use of the processing interrupt.

The Status register contains the status of clocks (DCM locked), the status of the trigger enable line, the status of the temperature alarm, and the status of the user core (Core_started).

Since this core is primarily intended for controlling the clocking resources, the user should refer to the description of the clock manager cores for more details about the clocking scheme.

6.12.2 Port Description

6.12.3 Registers

6.12.3.1 AcqirisPrivateControl Register

This register is located in the Agilent Space. There is no driver function available for developers to access this register.

[0] SGRseset_n RW Software General reset. Active low. Default value = '0'. It is de-asserted by the driver after new bit files are load to the FPGA. This bit is forwarded to the output **SGReset_n**.

6.12.3.2 AcqirisControl Register

6.12.3.3 AcqirisStatus Register

6.12.4 Constraints

• **IB_Clk** Clock Constraint

This core assumes an IB_Clk frequency of 33 MHz. This constraint must be defined for the clock manager component and is automatically propagated throughout the whole design.

6.12.5 Resource Utilization

Resource count and relative usage in the target Xilinx Virtex II Pro – XC2VP70-6FF1517:

6.12.6 Version History

6.13 LED Interface

6.13.1 Functional Description

The LED interface core **led_interface** provides control of 2 front panel LEDs of the AC/SC2x0 modules, either via software through the Internal Bus or directly from the User firmware through dedicated ports.

These bicolor LEDs are labeled L1 and L2 on the module's front panel. Each LED can be controlled independently by defining the code of the color that should be displayed. Are available: black (or switched off), red, green, and orange.

6.13.2 Port Description

6.13.3 Detailed Description

There are two different ways of controlling the LED interface. Each LED color can be defined either by using the LCOL field of the *REGISTER* or by driving the Ll1_CCd and Ll2_CCd according to *TABLE* 2.

By default the LEDs are controlled by the firmware. It implies that the LEDs color is defined by the state of the Ll1_CCd and Ll2_CCd busses if the software does not override it. The default "00" value displays the red color. This can be observed whenever the FPGA is loaded with the default base design firmware.

Table 2 LED Color Code

The User application can override the color code driven by the firmware by setting the **LMD** fields in the *REGISTER* to 1. In this case the LEDs color is driven by the associated LCOL field whatever the value of Ll1_CCd/Ll2_CCd ports.

The LED Interface Core is an open core (VHDL source is available) that should be instantiated in any firmware using the FDK framework, in order to allow remote testing of the LED features.

6.13.4 Register

The LED Register is mapped to a fixed location (0x2288) within the Customer Reserved FPGA Register space and is available whenever the LED Interface Core is used.

6.13.4.1 LED Control

6.13.5 Constraints

• Clock Constraint

This core assumes an **IB_Clk** frequency of 33 MHz. This constraint must be defined for the clock manager component and is automatically propagated throughout the whole design.

• Input/Output Constraint

This core contains four outputs (Ll1_Green, Ll1_Red, Ll2_Green, Ll2_Red) that must be connected via an OBUF to the IO Pad. Please refer to the ac240.ucf file for LOC constraints. The IOSTANDARD attributes for these buffers shall be "LVCMOS33" with default drive strength (12mA) and slew rate (Slow) values.

6.13.6 Resource Utilization

Resource count and relative usage in the target Xilinx Virtex II Pro – XC2VP70-6FF1517:

6.13.7 Version History

6.14 PIO Interface

6.14.1 Functional Description

The core **pio_interface** provides control of the 2 front panel I/O P1 and I/O P2 MMCX connectors of the AC/SC2x0 modules, either via software through the Internal Bus or directly from the User firmware through dedicated ports.

Each connector can independently be defined as an input or an output. If configured as output and if the Internal Bus Control is used, each connector can output one of 64 internal FPGA signals either for external control or for debugging.

Half of the multiplexer capability is reserved for signals defined by Agilent to ensure remote testing whereas the other half is left for the user application or debugging task.

6.14.2 Port Description

6.14.3 Detailed Description

There are two different ways of controlling the front panel IO interface. Each of the 2 IO lines can be controlled either by the user core (default) or by using the PIO Control Register.

By default the front panel IO lines are controlled by the firmware. It implies that the Pio1_xx and Pio2_xx signals are driven by the Io1_xx and Io2_xx signals if the software does not override it.

If the PIO control is transferred to the PIO Control Register (by setting **IOMDi** to '1', for line i), the output value depends both on the signals connected to the **IO_Fct_Acq** and **IO_Fct_Usr** ports and on the value of the **IOFi** field. Each port is configured independently but the signals that can be multiplexed are shared between the two PIO lines.

This multiplexer feature is primarily intended to ease firmware debugging and to allow remote support and testing by enabling the output of signals of interest. As the **IOFi** field is 6 bits wide, up to 64 different signals can be connected to the PIO Lines. The first 32 are named **IO_Fct_Acq** and are reserved for use by Agilent. The table below shows the current signal allocation. In the future, it will be completed with signals of interest for the support.

Table 3 : PIO Agilent Predefined Signals

The other 32 entries refer to the **IO_Fct_Usr** ports and can be used to monitor signals of interest from the user's core.

Warning: Do not connect clocks to the **IO_Fct_Usr** port! It could generate mapping errors due to clock placement constraints that cannot be satisfied when trying to output the clock signal on a PIO line.

6.14.4 Register

The PIO Control Register is mapped to a fixed location (0x2280) within the Customer Reserved FPGA Register space and is available whenever the PIO Interface Core is used.

6.14.4.1 PIO Control

6.14.5 Instantiation

This core is already instantiated in the base design example.

It only requires adding external pad buffer for the external (from the FPGA point of view) signals. Although there may be several ways to insert I/O buffers, the explicit IOBUF instantiation is the solution preferred by Agilent.

It is highly recommended to connect **IO_Fct_Acq** as specified in Table 3

6.14.6 Constraints

• Clock Constraint

This core assumes an IB_Clk frequency of 33 MHz. This constraint must be defined for the clock manager component and is automatically propagated throughout the whole design.

• Input/Output Constraints

This core contains two outputs (**pio1_dir**, **pio2_dir**) and two bidirectional signals that must be connected to the IO Pad via an OBUF/ IOBUF. The IOSTANDARD attributes for these buffers should be "LVCMOS33" with default drive strength (12mA) and slew rate (Slow) values.

6.14.7 Resource Utilization

Resource count and relative usage in the target Xilinx Virtex II Pro – XC2VP70-6FF1517:

6.14.8 Version History

6.15 Temperature Interface

6.15.1 Functional Description

The core **acq_tmp_struct** provides control of the temperature monitoring chip that senses the FPGA temperature diode integrated within the FPGA device. When enabled it performs a sense cycle every 8 seconds. It can generate an alarm if the observed temperature is greater than a programmable threshold.

6.15.3 Detailed Description

When enabled by writing at 1 to the **TMPE** bit of the TempMonitor register, a new value is automatically read every 8 second. The last value read is available as the lower 13 bits of the TempMonitor register.

The temperature value is formatted as a 13-bit field that contains the sign at the leftmost position and the absolute value on the 12 lower bits. The temperature resolution is 0.0625°C. Thus reading back a value of 0x822F would correspond to an FPGA temperature of $0x22F * 0.0625 = +34.9375$ °C.

The temperature monitoring core lets the user define a programmable temperature threshold. If the current temperature exceeds the programmed temperature threshold field and if **ALAE** is set, the **Tmp_alarm** event is triggered.

Temperature monitoring is highly recommended, especially in a processing intensive context, in order to avoid damage to the FPGA. It should be performed either by monitoring the temperature register with software or directly within the firmware by using the **Tmp_Alarm** signal to halt the user core activity.

6.15.4 Register

The TempMonitor Register is mapped to a fixed location (0x221C) within the Customer Reserved FPGA Register space and is available whenever the Temperature Interface Core is used.

It is used to retrieve the internal temperature of the Data Processing Unit and to set the temperature threshold for the temperature alarm.

6.15.4.1 TempMonitor

[12..0] TMP_Monitor R FPGA temperature when monitoring is enabled

6.15.5 Constraints

• Clock Constraint

This core assumes an IB_Clk frequency of 33 MHz. This constraint must be defined for the clock manager component and is automatically propagated throughout the whole design.

• Input/Output Constraint

This core contains two outputs (**Tmp_Sclk**, **Tmp_Sel**) and one input (**Tmp_Data**) that must be connected to the IO Pads via an OBUF/ IBUF. The IOSTANDARD attributes for these buffers should be "LVCMOS33" with default drive strength (12mA) and slew rate (Slow) values.

6.15.6 Resource Utilization

Resource count and relative usage in the target Xilinx Virtex II Pro – XC2VP70-6FF1517:

6.15.7 Version History

6.16 DAC Interface

6.16.1 Functional Description

The core **dac_interface** provides control of the 16-bit Digital to Analog Converter (DAC) that drives the analog output (ANL OUT) on the front panel MMCX connector, either via software through the Internal Bus or directly from the User firmware through dedicated ports.

This analog signal can be driven within a $[-5V \text{ to } +5V]$ range and has rise/fall times faster than 500ns, the DAC settling time being specified at 1us.

There are three predefined test patterns that are already implemented within the DAC Interface Core: a positive square waveform, a full scale square waveform, and a rising ramp over the full scale range.

6.16.2 Port Description

6.16.3 Detailed Description

There are two different ways of controlling the DAC interface. It can be controlled either by the user core (default) or by using the DAC Control Register.

By default, the user core drives the DAC interface by looking at its availability (**DAC_BUSY** should be negated), writing the 16-bit data code to **DAC_DIN,** and asserting the **DAC_WR** request. In response, the DAC Interface asserts the **DAC_BUSY** signal to prevent further write requests and serializes the data onto the DAC serial interface. The DAC Interface announces termination of the serial transfer, i.e. loading of the DAC, by asserting the **DAC_DONE** signal and simultaneously negating the **DAC_BUSY** signal (see the following timing diagram).

The theoretical voltage is defined by

$$
Vout = \left(\frac{DAC_DIN - 32768}{65536}\right) * 10^{\circ}V
$$

Note 1: Design limitation due to the use of **IB_Clk**/2 to generate **SCLK**.

Note 2: **DAC_DONE** remains high until the next **DAC_WR** request.

Note 3: Data are shifted out starting from the Most Significant Bit.

The next DAC value can be accepted no earlier than 35 **IB_Clk** cycles (1050ns) after the previous write to **DAC_IN**. This limitation derives from the fact that the DAC Interface core uses a serial clock at half the **IB_Clk** frequency (16.67 MHz) because the DAC device cannot sustain serial clocks higher than 25 MHz. The full scale settling time of the DAC is typically 1µs.

The DAC Interface can also be controlled by the DAC Control Register by writing 1 to the **DMOD** field. The 16-bit DAC value is defined by the **DAC_VAL** field and the **DSND** field acts as the **DAC_WR** port. In this mode, the DAC Interface provides three test patterns that can be selected with the **TPAT** field. By default, the DAC Interface uses the **DAC_VAL** value. The table below presents the test patterns that are automatically generated on the DAC output when the **TPAT** field is different from "00" and **DMOD** = 1.

Table 4 : DAC Test Patterns

6.16.4 Register

The DAC Control Register is mapped to a fixed location (0x2284) within the Customer Reserved FPGA Register space and is available whenever the DAC Interface Core is used.

6.16.4.1 DAC Control

6.16.5 Constraints

• Clock Constraint

This core assumes an IB_Clk frequency of 33 MHz. This constraint must be defined for the clock manager component and is automatically propagated throughout the whole design.

• Input/Output Constraints

This core contains four outputs (**SCS_N**,**SCLR_N**,**SDATA**,**SCLK**) that must be connected via an OBUF to the IO. The IOSTANDARD attributes for these buffers should be "LVCMOS33" with default drive strength (12mA) and slew rate (Slow) values.

6.16.6 Resource Utilization

Resource count and relative usage in the target Xilinx Virtex II Pro – XC2VP70-6FF1517:

6.16.7 Version History

6.17 Dlink Interface

6.17.1 Functional Description

The core **dlink_interface** is a design example that performs data serialization and de-serialization on up to 7 differential lines connected to the µDB connector (I/O EXT) located on the front panel of AC2x0 modules.

The 15 pin µDB connector offers either 14 closely coupled individual lines or 7 differential pairs that can be configured to any standard supported on banks supplied with a 2.5V Voltage reference. As there is no active logic between the pin connector and the FPGA buffer, the user can independently instantiate any type of buffer (input or output) on each available line.

This core is primary aimed at testing of the μ DB connector. It can easily be removed from the user design or replaced by a more straightforward user control of the IO buffers.

6.17.3 Detailed Description

The core **dlink** interface can be used in several ways depending on the configuration of the IO Buffers. The FDK Base Design uses this core as serializer / de-serializer on 3 differential output pairs and 3 differential input pairs. These I/O differential pairs are externally connected with each other in a loop configuration within the tester component in the VHDL Test Bench.

The data to transfer is loaded into the Dlink_Dout register. When enabled, by writing the **DENB** bit of the Dlink_Control register, the **dlink_interface** may shift out all or parts of the Dlink_Dout register contents using a dedicated Serial Clock (**S_Clk**). The **BYE** field of the Dlink_Control register defines the number of bytes of Dlink_Dout that are sent to the serial interface. The Dlink interface also provides a

 \overline{a}

¹ Note: Impedance Control bits should be asserted for each LVPECL differential pair used as Input. Otherwise, it must be left at its default value '0'.

receiver that is able to de-serialize the data into the Dlink_DIN register and flags the data reception into the **DAVL** bit of the Dlink_Control register.

The **dlink_interface** can also be used as a simple input or output (or any mix thereof) buffer by using the **IO_DDO** and **IO_DDI** ports. These ports are directly connected to the **DDO** and **DDI** fields of the Dlink_Control register and can be used to interface with dedicated IO buffers.

The table below presents the pinout allocation for the μDB connector.

Table 5 : µDB Connector Pinout

DPx_n refers to the DIO_DPx_n line defined in the Base Test Design.

6.17.4 Registers

The Dlink_Control register controls the data transmission / reception to/from the Dlink. The Dlink_Dout register defines the data to be sent to the Dlink and the Dlink_Din contains the data received from the Dlink. They are mapped to a fixed location (0x2290, 0x2294, and 0x2298) within the Customer Reserved FPGA Register space and are available whenever the Dlink Interface Core is used.

6.17.4.1 Dlink_Control

[31..0] DOUT RW Defines the data word to be sent to the Dlink

6.17.4.3 DLink_Din Register

[31..0] DIN RW Last data word received from the Dlink

6.17.5 Instantiation

This core is already instantiated in the base design example.

The Dlink Interface core may be used in several ways depending on the direction and type of the I/O buffers. The Base Design Instantiation enables the "serializer / de-serializer " configuration.

In the Base Design Configuration, **IO_DDO** should be looped into **IO_DDI** to successfully run the test bench. **Sysclk2** should be connected to **S_Clk**. **DDO(6)** is connected to **DIO_DP6** only for test purposes.

Other configurations are possible with the same core.

Please note that even if the Dlink Interface core is not used for controlling the lines to the μ DB connector, **DIO_CFG(6:0)** must be driven to '0' to avoid any transmission problems.

6.17.6 Constraints

• Clock Constraint

This core assumes an **IB_Clk** frequency of 33 MHz and an **S_Clk** frequency of 133 MHz. This constraint must be defined for the clock manager component and is automatically propagated throughout the whole design.

In order to save precious BUFG resources the **IO_Clk** should be mapped to long line resources (low skew lines). This is done at the Base design level using the following declarations

attribute uselowskewlines: string;

attribute uselowskewlines of IOL_DP2: signal is "yes";

• Input/Output Constraints

DIO DPx n / p ports should be connected to external I/O buffers

The IOSTANDARD attributes for these buffers for **DIO_DPx_n /_p** could be either differential (LVDS/LVPECL) or any single ended **2.5V** signaling standard (e.g. LVCMOS25). Buffer type (input or output) is left to the requirements of the user application.

Please refer to the ac240.ucf file for LOC constraints. The IOSTANDARD attributes for these buffers should be "LVCMOS33" with default drive strength (12mA) and slew rate (Slow) values.

6.17.7 Resource Utilization

Resource count and relative usage in the target Xilinx Virtex II Pro – XC2VP70-6FF1517:

6.17.8 Version History

6.18 Dual Port Memory Interface

The core **dp_interface** is the interface to the (optional) external dual port SRAM. The size of the dual port memory is 8 Megabits, equivalent to 1 MegaSamples. This is somewhat more than the total of 5 Megabits available within the FPGA block RAMs, and much less compared to the (optional) external dynamic RAM. Its advantage lies in its usage, much simpler as compared to the dynamic RAM.

The Dual Port is functional only on boards of revision C and later.

6.18.1 Functional Description

The dual port SRAM has two 64-bit user ports operating at up to 133 MHz. This is enough to store the data stream at 2 GS/s, using both ports. However, it cannot be read simultaneously at the same speed.

Its versatility makes it easy to implement applications with random addressing, such as histograms.

The dual port RAM can be read or written by the user program through the Internal Bus port. The Internal Bus port and the User port are multiplexed and cannot be used simultaneously. The Internal Bus port runs at 33 MHz. The priority of the Internal Bus over the User port is controlled by the bit **DPM_Local** in the DP_Control register.

Each port handles both single read/write or burst read/write operations.

The memory can be reset with the **DPM_reset** bit of the DP_Control register or with the core input signal **DPM_Reset**. A reset should be executed by the program at least once after the dedicated DCM is enabled.

6.18.1.1 User Port

Each port has independent clock, data, address, read / write, and byte enable control signals. The user may connect the clock to any desired frequency up to 133 MHz. The data bus is 64 bits wide.

On a single port, back-to-back read/write can only be done at half the clock rate. A read can follow a write, but a write can follow a read only after a delay of 2 clock cycles.

If necessary, full speed back-to-back read/write should be implemented with both ports, one for reading and the other for writing. This achieves a throughput of max 2.13 GB/s with a clock frequency of 133 MHz on each port $(133 M x 8 x 2 = 2.13 G)$.

6.18.1.2 Internal Bus Port

Logically, the dual port RAM is accessed as a 32-bit memory of 256 Kwords, using the Indirect Access mode of the Local Bus interface.

The bit 1 of the DP_Control register selects which port, User Port A or the Internal Bus port, takes control of the memory port A. The selection must be done prior to accessing the memory.

The start address is set by writing into the Indirect Address register. Correct values are $(0 + N^* 4)$, where N [0…256K] is the requested 32-bit word. Even values of N access the lower 32 bits of the memory while odd values of N access the upper 32 bits of the memory.

6.18.1.3 Self-Testing

Three patterns are implemented:

- Memory positions are set to values that are incremented. The 32-bit data are split in two words, a 17-bit counter and a 15-bit counter. This makes the pattern unique over the entire memory.
- All memory positions are set to the value of the test pattern register.
- All memory positions are set to the inverted value of the test pattern register.

The test can be run in these different modes:

- 1. No stop on error. This mode tests the entire memory. The **T_Status** bit in the DPStatus register is set '1' if at least one error occurs. The **T_End** bit is set at the end of the test.
- 2. Stop on error. This mode tests the entire memory. The test is suspended when an error occurs. The test position, the test data, and the test result can be read by software.. The test is continuously repeated at the position where the error occurs (write-read-test). The **T_error** bit in the DP_Status register indicates if the current test is successful or not. Test repetition occurs until the program activates (for at least 2 us) and deactivates the **T_Continue** bit. This is useful for debugging. The test can be aborted by deactivating **T_Start**.
- 3. Automatic Error. This test simulates the behavior of the test when an error occurs. An error will be automatically generated at memory address 0x8.
- 4. Short memory. This is to shorten the simulation time. In short memory mode, only the first 16 positions are tested.

6.18.2 Instantiation

The core is already instantiated in the base design example. It is always associated with its companion, **dp_interface_io**, which handles the Xilinx IO primitives.

6.18.3 Port Description

6.18.4 User Port Timing Diagram

The access to the memory is enabled when **Upx_Select** is active. The address must be defined and stored in the memory by simultaneously activating **UPx_ADS** on the first read/write transaction.

Afterwards, the user may continue using the address strobe and supplying an address (which may be random or incremented). Alternatively, the user may stop activating the address strobe, in which case the memory circuit automatically increments the address. It must be remembered that for the User port A only (because the memory port A is shared for the User port A and the Internal Bus port), the address in the memory chip could be modified when the application software accesses the memory (via the Internal Bus port).

6.18.5 Registers

6.18.5.1 DP_Control

6.18.5.2 DP_TestPatternControl

[16..0] Test_Pattern RW Test pattern

6.18.5.3 DP_Status

6.18.5.4 DP_TestValue

[31..0] TestValue RW The value written at the current/last test address

6.18.5.5 DP_TestResult

[31..0] TestResult RW The value read at the current/last test address

6.18.6 Accessing the Dual Port Memory

The Dual Port memory can be read or written in Indirect Access mode using the Indirect Addressing register. The maximum length is 2 Mwords of 32 bits. The Indirect Address Register and the Buffer Identifier Register must be set prior to reading or writing the memory.

6.18.6.1 DPMemory

[31..0] RWData RW Data format depends on the customer application.

6.18.7 Constraints

• Clock Constraint

This core assumes an **IB_Clk** frequency of 33 MHz. This constraint must be defined for the clock manager component and is automatically propagated throughout the whole design.

• User Port Clock Constraints

This core assumes **UPA_clock** and **UPB_clock** frequencies of maximum 133 MHz. This constraint must be defined for the clock manager component and is automatically propagated throughout the whole design.

• Output and Input Signal Constraints

All FPGA inputs / outputs are LVTTL. All must be registered within the IOB. All must have the drive strength set to $FAST - 12$ mA.

6.18.8 Resource Utilization

Resource count and relative usage in the target Xilinx Virtex II Pro – XC2VP70-6FF1517:

6.18.9 Version History

6.19 Dual Port Memory Control Example

The core **dp_ctr_example** is delivered as an example of control for the core **dp_interface**. Its function is to store a portion of the incoming data streams to the dual port memory after a trigger occurred, until the memory is full. Developers should remove it or may adapt it to their own application.

The two incoming data streams, 2x16 bytes at each **sysclk** period are multiplexed and sent to the dual port interface as two new streams of 2x8 bytes with **sysclk2**, which is twice the **sysclk** frequency.

The first stream is sent to the port A of the dual port memory interface. It is written starting at address 0. The second stream is sent to the port B of the dual port memory interface. It is written starting at the middle of the memory.

The control bit **Start** enables storage to the dual port memory. Depending on the state of the control bit **StartOnTrigger**, storage will effectively begin either immediately or after the first trigger occurs. Of course the stream must be enabled prior to activating **Start**. The storage stops if **Start** is set back to '0' or when the entire memory has been filled.

In mode start on trigger, the output signal **TriggerEnable** will be set '1' until the input signal **SP_Trigger** becomes '1' indicating a trigger has been detected.

The status bit **FULL** is set to '1' after the dual port memory has been entirely filled. It is set back to '0' when **START** is again activated.

6.19.1 Port Description

6.19.2 Registers

6.19.2.1 Control Register

6.19.3 Resource Utilization

Resource count and relative usage in the target Xilinx Virtex II Pro – XC2VP70-6FF1517:

6.19.4 Version History

6.20 Serial Front Panel Data Port Controller

6.20.1 Functional Description

The Serial Front Panel Data Port (sFPDP) core, **slc_controller**, implements a *Data Link* layer compliant with the Serial Front Panel Data Specification (ANSI/VITA 17.1-2003). It is intended to be used together with one RocketIO Multi Gigabit Transceiver (Virtex II Pro primitive) that implements the *physical* layer of the *Data Link*. The physical media could be either an optical or a copper link at up to 2.5Gbit/s.

Note: It is assumed that the user of the sFPDP core has a basic knowledge of networking technology and is familiar with the Serial Front Panel Data Port protocol and with the RocketIO primitives. Detailed information can be found in

- [RD1] ANSI/VITA 17.1-2003 Serial Front Panel Data Port
- [RD2] RocketIO Transceivers User Guide- Ug024-V2.5, Xilinx 9.12.2004
- [RD3] LocalLink Interface Specification, DS230, Xilinx 18.10.2002

Convention: The acronym TX points out to anything related to the Transmit path, whereas the RX one to the Receive path.

The figure hereafter presents a functional block diagram of the sFPDP Controller.

Configuration and control of the core are performed through dedicated registers that are accessed with the Agilent Internal Bus. Data transfers are performed using the Local Link standard used by Xilinx for packet transmission (See [RD3]).

The sFPDP core performs all the tasks related to the framing of user data into the Fiber Frame (TX), including the CRC32 generation and insertion, from its internal 16 KB TX FIFO. It also performs all the tasks related to retrieving the user data from its internal 2 KB RX FIFO. The sFPDP core instantiates one RocketIO MGT primitive and handles all the physical layer control tasks, including the transceiver control and initialization. The physical link is directly managed by the RocketIO transceiver, which implements all the functions involved in the 8B/10B coding and decoding including clock recovery.

6.20.2 Port Description

6.20.3 Detailed Description

Basically, the core architecture is divided into two main blocks – the TX Controller Block which implements all the operations involved in the data transmission and the RX Block which implements all the operations involved in the data reception. Each controller shares the same Control, Configuration and Status registers. Both controllers may interact with each other, especially when the core is configured to run in copy or copy loop mode.

The core's behavior is highly dependent on its configuration which is mainly static. The core must first be configured into one of the operating modes using the SLC Control register. The table hereafter shows the different Serial Front Panel Data Port running modes that are currently supported and the associated software configuration.

Note: X means "don't care".

Note: Do not attempt to use the core until the **Usrclock**/ **Usrclock2** are configured and ready (DCM locked). Otherwise access to these registers will be neither relevant in reading nor effective in writing.

Note: Copy Loop Mode may be dynamically controlled by the use of the RX_loop port. This feature can be removed by wiring this input port to '1'.

6.20.3.1 TX Controller

The TX Controller is the sequencer used to frame the user data into Serial FPDP *Normal Data Fiber* Frames and to send them to the associated RocketIO that performs all the tasks relative to the *Physical* layer. It handles the overall framing process (type of the frame, frame length, control characters to be inserted, flow control and CRC encoding if requested).

The TX Controller is enabled by setting the **TXE** bit to 1 in the SLC Control register. This action initiates the physical layer initialization process. It enables the optical transceiver by driving the **Phy_tx_enable** control line to 1 and waits for the **phy_tx_fault** status signal to be negated. The logical state of that control line could be read by the **TXF** bit of the SLC Status register.

Then, it sends IDLE characters (TX_INIT_DLY) for approximately 800 ms to enable the receiver's physical layer to lock onto the serial data stream. Upon completion of this physical layer initialization, the **TXR** status bit of the SLC Status register is asserted. Then, it sends **TX_IFRX_VAL** Idle Data Fiber Frames before reaching the "initialized" state (Link_Ready = 1). Upon completion of this link layer initialization, the **TXR** status bit of the SLC Status register is asserted.

Both **TX_IFRX_VAL** and **TX_INIT_DLY** are generic parameters that are different between the simulation model and the synthesizable model.

After the TX Controller is started, it maintains link synchronization by continuously sending Idle characters and *Idle Data Fiber* Frames until the TX_FIFO memory contains enough data to start the framing of a user Data Fiber Frame. As long as the TX controller has no user data to frame, it maintains the link synchronization and the Serial FPDP signals transmission.

 \overline{a}

 2^2 CRC checking not supported in this core version. If CRC is used by TX, it must be set to 1

³ If RXE is not set the data are not available at the RX side of the link

⁴ Dynamic Copy Loop Mode available using Rx_Loop mode

⁵ RX Flow Control and TX Flow Control are independently configurable. RX Flow control is limited to the RX buffer size and by the user core ability to retrieve enough data.

The Serial FPDP protocol defines 6 status and control signals that may be exchanged between two nodes of a Serial FPDP link (DIR, PIO1, PIO2, NRDY, TX FIFO Overflow, and STOP/GO). These status and control signals are embedded within the control Ordered Sets that frames any serial FPDP Fiber frames (See [RD1] for more details). The STOP/GO signal is internally used by the core for the flow control management and is not available at the User interface. The core guarantees by design that no TX FIFO Overflow event will ever occur. The remaining control and status signals are managed by the SLC Signal register. Local signals (i.e. those defined at the Serial FPDP core level) are driven by the corresponding bit values (**TX_PIO1**, **TX_PIO2**, **TX_DIR**, **RX_NRDY**) whereas remotely driven signals are available as read only bits (**RX_PIO1**, **RX_PIO2**, **RX_DIR**, **TX_NRDY**, **RX_FOVF**).

Note: Remotely driven signals are also available as dedicated ports in this version of the sFPDP controller.

The update rate of these control signals depends on the current fiber frames and on the selected running mode. While the TX Controller has no user data to frame, it periodically inserts *Normal Idle Fiber Frames* that still update the values of these control signals (one *Normal Idle Fiber* Frame after TX_IDLE_MAX (16) Idle characters). In this case any signal changes are propagated within the next 320 ns. When the TX Controller sends user data, the update rate depends on the size of the *Normal Data Fiber Frame* and on the idle time between two consecutives *Normal Data Fiber Frames*. In this case any signal changes are propagated within the next 8320 ns.

The user provides the data frame to the core by means of the TX link which is implemented as a subset of the Local Link Specification (See [RD3] and section 6.20.3.3 *TX AND RX LOCAL LINKS*). The TX link data are directly stored in the TX FIFO using the **Sysclk** clock. The size of the TX buffer is set to 16K by the TX_BUFFER_SIZE generic parameter. It must be a multiple of 8K due to the memory buffer layout which is organized with a programmable depth of 4 Block RAM primitives.

The TX Controller can generate two types of Serial Front Panel Data Port frames:

- 1. *Normal Data Fiber Frame*
- 2. *Sync Without Data Fiber Frame*

The *Sync With Data Fiber Frame* cannot be generated but is supported and decoded as a valid frame.

Normal Idle FiberFrames are *Normal Data FiberFrames* with no data.

As soon as data are available in the TX FIFO, the TX controller will try to send them as fast as possible using *Normal Data Fiber Frame* with the maximum length. The frame length is 512 data words of 32 bits unless there is not enough data to complete the frame. If the size of the user frame is greater than one *Normal Data Fiber Frame* it is split into multiple *Normal Data Fiber Frames*. The last one is shorter or equal to the maximum length of a *Normal Data Fiber Frame*.

Note: In order to maximize the data bandwidth it is highly recommended to wait for the TX buffer to be empty $(Tx_{\text{Empty}} = '1')$ and then fill it at the maximum TX link bandwidth. This avoids generating short incomplete *Normal Data Fiber Frame* that reduce the link performance by adding the protocol overhead.

If the **FWC** bit of the SLC Control register is asserted, the TX Controller takes into account the flow control information issued from the RX controller to pause the data emission. Once the STOP Ordered Set is decoded on the RX Controller side, the TX Controller interrupts its ongoing transmission by an early completion of its current Normal Data Fiber Frame. Then it will restart transmission upon the receipt of a GO Ordered Set.

If the **SYF** bit of the SLC Control Register is set, the TX Controller will mark the end of each TX Frame by sending an additional *Sync Without Data Fiber Frame* after the last *Normal Data Fiber Frame*. It might be a convenient way to mark the user frame boundaries at the receiver side.

The user could also request the sending of one *Sync Without Data Fiber Frame* by writing the **FSY** bit of the SLC register at '1'. This bit must be set back to '0' in order to enable the next *Sync Without Data Fiber Frame* request.

6.20.3.2 RX Controller

The RX Controller is the sequencer used to optionally decode the arriving Data Fiber frames. It handles the overall decoding process and discards all the protocol overhead characters. It stores the useful data and the associated status bits in the RX_FIFO memory.

The RX Controller is enabled by writing 1 into the **RXE** bit of the SLC Control register. This action initiates the physical layer initialization process. First it waits for the **Phy_rx_loss** control line to be negated indicating that the optical transceiver has detected a useful signal. The logical state of that control line can be read via the **RXL** bit of the SLC Status register.

Then, it must successfully decode RX INIT DLY $(0x02000000)$ IDLE characters to complete the physical layer which is flagged by the assertion of the **RXR** status bit of the SLC Status register. Finally it must correctly decode RX_IFRX_VAL *Idle Data Fiber Frames* before reaching the "initialized" state where the **RXK** status bit is asserted**.**

Both RX_IFRX_VAL and RX_INIT_DLY are generic parameters that are different between the simulation model and the synthesizable model.

Note: At this point it is highly recommended to clear all status bits by writing '1' into the **RSF** bit of the SLC Control register.

Once enabled, the RX Controller performs continuous checking of the arriving data. It could detect either a 8B/10B decoding error (**DER**), a Running Disparity Error (**RDE**), a loss of synchronization error (**SYE**) or a format error (**FTE**) that would assert the corresponding bit in the SLC Status register. Any error is memorized until it is explicitly cleared by the writing '1' into the **RSF** bit of the SLC Control register.

The RX controller's behavior is closely related to the sFPDP running mode. The Copy modes do not require that the controller be configured in the Enable state. Data are just decoded and passed through the RX controller to the TX controller. Data decoding is still performed in order to determine Fiber Frame boundaries and allow dynamic switching upon the RX_LOOP port. If this port is connected to '0' and the CPY bit is asserted then the core is running in TX or Bidirectional mode. On the other hand, if this port is connected to '1', the core is running in Copy Mode. Dynamic switching is always performed once IDLE characters are sent or received. In order to compensate for clock drift, the RocketIO instance is configured to add or remove one IDLE character whenever it receives or sends an IDLE character.

The RX controller stores the incoming RX frames in its RX FIFO buffer, in the Bidirectional or RX modes only. The size of the RX buffer is set to 4K by the RX_BUFFER_SIZE generic parameter. It must be a multiple of 2K due to the memory buffer layout which is organized with a programmable depth of one Block RAM primitive.

The RX FIFO should be read using the RX local link clocked by the **Sysclk** user clock. The **Rx_Dst_rdy_n** input port of the RX local link is used to enable the core to output its incoming data. When this port is driven by the user to '0', the core outputs all the data contained in its RX_FIFO onto a 40-bit bus. Received data are contained on the 32 lowest bits. The 8 upper bits should be discarded. They are reserved for future use.

If the **RFC** bit is set to '1' in the SLC Control Register, the RX Controller can request the source to pause its transmission by asking the TX Controller to send a STOP Ordered Set. This request occurs if at least one of the two following conditions is satisfied :

- o The user asserts **Rx_Dst_rdy_n** to '1'.
- o The RX FIFO filling exceeds the filling threshold defined by the RX FIFO Threshold field **RXTHR** of the SLC Control Register. A value of 0xFF corresponds to a "RX_FIFO full" threshold whereas a value of 0x80 is the "RX_FIFO half full" threshold.

6.20.3.3 TX and RX Local Links

The TX and RX Local links are implemented as subsets of the LocalLink specification. LocalLink is a high performance, synchronous, point-to-point interface, designed to serve as user interface to Xilinx's system interfaces intellectual property (IP) solutions. The interface defines a set of protocol agnostic signals that allow the transfer of protocol data units (PDUs).

LocalLink allows the source and destination interfaces to control data flow with a simple handshake protocol: when the signals **Src_rdy_n** and **Dst_rdy_n** are both valid, data is transferred. Source ready (**Src** rdy n) is asserted by the source, when it is ready to transfer data and is presenting data on the data bus.

At the start of a PDU transfer, the source asserts start-of-frame (**Sof_n**) together with source ready (**Src_rdy_n**). If the source temporarily runs out of data during the PDU transfer, it can de-assert source ready.

Destination ready (**Dst_rdy_n**) is asserted when the destination is ready to accept data. This may be before or after it has detected the source interface assert source ready (**Src_rdy_n**). The destination can de-assert **Dst_rdy_n** if it temporarily cannot accept data.

A LocalLink frame transfer with source and destination flow control is shown in the figure hereafter.

Transfer starts when the source interface presents data and asserts **Sof_n** and **Src_Rdy_n**. The destination interface is not ready and holds **Dst_Rdy_n** de-asserted. The source interface presents the next set of data bytes after the designation asserts **Dst_Rdy_n**. Next, the source interface de-asserts **Src_Rdy_n**, which means it is unable to present any new data at the clock cycle. Transfer starts again when the source interface asserts **Src_Rdy_n** and presents the next data set. Transfer ends when the source interface presents data and asserts **Eof_n** and **Src_Rdy_n** and when the destination is ready to accept these data. Further details can be found in [RD3].

The present sFPDP core implementation does not use the remainder field and thus assumes that when data are valid the whole data bus width carries valid data. It implies that the TX frame length granularity is 128 bits or 16 bytes and that the RX frame length granularity is 32 bits (4 bytes).

Channelization, parity, source, and destination discontinuation options are not implemented in order to keep the implementation simple and obtain a user-friendly interface.

6.20.3.4 Clocking

The sFPDP core requires the 5 clock domains **IB_Clk**, **Sysclk**, **Refclk**, **Usrclk,** and **Usrclk2**.

IB_Clk is used for the Internal Bus interface. **Sysclk** is used for data transfer to the TX FIFO and from the RX FIFO.

Refclk is used by the RocketIO MGT primitive to generate its serial clock at the desired bit rate (up to 2.5GHz)

Usrclk and **Usrclk2** are used by the RocketIO MGT primitive and by the sFPDP core to perform all controls related to TX and RX controllers. **Usrclk** and **Usrclk2** have both a phase and a frequency relationship that is derived from the way the RocketIO MGT primitive is configured (especially the width of the data path which is set to 32 bits. See [RD2] for more details).

The **Refclk**, **Usrclk,** and **Usrclk2** frequencies are dependent on the serial link bit rate. Although this core was tested and qualified for a 125 MHz reference clock leading to a 2.5 Gbit/s bit rate, it is possible to use other bit rate values. The reference clock is fed by an external dedicated clocking chip which provides a low jitter LVDS reference clock. The frequency of that reference clock must be $1/20th$ of the desired bit rate. It is set using a dedicated attribute named oldTxbitrate that can take the values 2.5G, 2.125G or 1.063G, leading to bit rates of 2.5 Gbit/s, 2.125 Gbit/s or 1.063575 Gbit/s.

6.20.3.5 Throughput Monitoring

The sFPDP core implements a convenient way to monitor the effective data throughput of the TX controller. After the TX Controller is enabled, it counts during 65536 **Usrclk2** periods (roughly during more than 1ms) the number of periods it has spent sending user data. When this counting period is elapsed, it stores the counting result into the **TXTGH** field of the SLC Status register and restarts a new counting cycle. Thus, the effective data throughput can be computed as follows

$$
TX_{\text{Throughout}} = TX_{\text{Bandwidth}} \frac{TXTGH}{65536}
$$

 $TX_{Throughout}$ is the effective user data throughput and $TX_{Bandwidth}$ the raw sFPDP core TX Bandwidth.
$$
TX_{\text{Bandwidth}} = \frac{2}{Trefclk} [MByte / s]
$$

Trefclk is the period, expressed in ns, of the reference clock used for the sFPDP core.

6.20.3.6 Generic Parameters

Although these parameters should not be modified by the developer, the table hereafter presents the generic values which are used for both simulation and synthesizable models of this sFPDP core version.

6.20.4 Register

 SLC Registers refers to a set of three registers, which are embedded within each Serial FPDP Core. The address of these registers is defined by a base address (which may be mapped anywhere into the Customer-free address space) and an offset. The address offset is frozen within the core whereas the base address is defined by the SLC_BASE_ADD port value.

 Note: It is up to the user to carefully assign the SLC_BASE_Add value so that there will not be any address overlaps or other conflicts.

6.20.4.1 SLC Control Register

The SLC Control register defines the configuration and running modes of the Serial Front Panel Data Port Controller. It should not be accessed until the associated **Usrclk**/**Usrclk2** clocks are available and stable.

$\overline{7}$	6		5.4	3	2	$\mathbf{1}$	$\overline{0}$			
CRC	MST		Reserved	FWC	CPY	RXE	TXE			
[0]	TXE	RW	TX Controller Enable. '0': Disabled, '1': Enabled							
$[1]$	RXE	RW	RX Controller Enable. '0': Disabled, '1': Enabled							
$[2]$	CPY	RW	TX Copy Mode. TXE must be asserted. '0': Disabled, '1': Enabled							
$[3]$	FWC	RW	TX Flow Control, TXE and RXE must be asserted. 0': Disabled, '1': Enabled							
[54]	Reserved	RW	Reserved: Do not use these bits in either reading or writing.							
[6]	MST	RW	TX Copy Master Mode. TXE and CPY must be asserted. '0': Disabled, '1': Enabled							
$\lceil 7 \rceil$	CRC	RW	CRC Encoding Enable. '0': Disabled, '1': Enabled							
[8]	RFC	RW	RX Flow Control. TXE and RXE must be asserted. '0: Disabled, '1': Enabled							
[119]	Reserved	RW	Reserved: Do not use these bits in either reading or writing							
$[12]$	SYF	RW	Mark TX Frame with SYNC without data. '0: Disabled, '1': Enabled							
$[13]$	FSY	W	Send a SYNC without data frame. '0': Disabled, '1': Enabled							
[2316]	RXTHR	RW	RX FIFO Threshold for Flow Control							
$[24]$	TXP	RW	TX Polarity. '0': Default Polarity, '1': Invert Polarity							
$\lceil 25 \rceil$	RXP	RW	RX Polarity. '0': Default Polarity, '1': Invert Polarity							
$[29-26]$	Debug	RW	Reserved: Do not use these bits in either reading or writing.							
$[30]$	RRX	W	Reset RX Controller. '0: Reset Flags, '0': Default							
$\left[31\right]$	RSF	RW	Reset Status Flags. '1': Reset Flags, '0': Default							

6.20.4.2 SLC Status Register

6.20.4.3 SLC Signal Register

6.20.5 Instantiation

This core is not instantiated in the base design example.

The TX_Data_ IF signals (refer to the Logic Symbol groups) should be connected to the User Core that is expected to transmit data packets.

The RX_Data_ IF signals (refer to the Logic Symbol groups) should be connected to the User Core that is expected to receive data packets. Even if the RX LocalLink is not used, it is highly recommended to wire the RX_DST_RDY_N port to '0'.

The PIO_IF could be left open with the exception of specific applications that need to control firmware operation by means of Serial FPDP Control Signals. These status signals are also available in the SLC Signal register.

The IB_IF signals should be connected to the Internal Bus.

The Clocks signals should be carefully wired depending on the location of the associated RocketIO MGT primitives and on the physical media the user wants to address (See Constraints sections).

Miscellaneous signals could be used for the User core to control the link availability for the TX path.

RocketIO IF signals are directly connected to the pad of the RocketIO MGT instance. No additional OBUF instantiation are required for those pins (TXP, TXN, RXP, and RXN).

Transceiver Control Signals only require the addition of an external pad buffer. Although there may be several ways inserting I/O buffers, the explicit IOBUF instantiation is the recommended solution.

Generic parameters are not available in this core versionsare frozen at the value described in the dedicated generic section.

6.20.6 Constraints

• Clock Constraint

The sFPDP core assumes an **IB_Clk** frequency of 33 MHz, a **Sysclk** frequency of 66 MHz, **Refclk** and **Usrclk** frequencies of 125 MHz, and a **Usrclk2** frequency of 62.5 MHz. These constraints must be defined for the clock manager core and are automatically propagated throughout the whole design.

Refclk must be allocated to a dedicated routing resource that provides a low jitter path from a clock buffer directly to the RocketIO MGT primitive. It must be directly wired without any BUFG primitive. The "Place and Route" tool automatically detects that connection and routes it accordingly.

Depending on the instantiated RocketIO MGT primitive, the user should connect the **Usrclk**/ **Usrclk2** and **Refclk** either to **Usrclka/Usrclk2a** and **RefclkA** ports of the clock manager core or on the **Usrclkb**/**Usrclk2b** and **RefclkB**.

RocketIO instances	mpay output constraints Transceiver	Clocking Edge	TXP	TXN	RXP	RXN
GT_X0Y1	SFP ODLA	RefclkA	A35	A36	A34	A33
GT X2Y1	SFP ODLB	RefclkA	A31	A32	A30	A29
GT X6Y1	PAROLI _{L0}	RefclkA	A14	A15	A13	A12
GT_X7Y1	PAROLI_L1	RefclkA	A10	A11	A9	A8
GT X9Y1	PAROLI_L2	RefclkA	A6	A7	A5	A4
GT X5Y1	PAROLI _{L3}	RefclkA	A18	A19	A17	A16
GT X4Y1	PAROLI L4	RefclkA	A23	A24	A22	A21
GT X3Y1	PAROLI _{L5}	RefclkA	A27	A28	A26	A25
GT_X0Y0	PAROLI L6	RefclkB	AW35	AW36	AW34	AW33
GT_X2Y0	PAROLI _{L7}	RefclkB	AW31	AW32	AW30	AW29
GT X3Y0	PAROLI _{L8}	RefclkB	AW27	AW28	AW26	AW25
GT_X6Y0	PAROLI_L9	RefclkB	AW14	AW15	AW13	AW12
GT X5Y0	PAROLI L10	RefclkB	AW18	AW19	AW17	AW16
GT X4Y0	PAROLI L11	RefclkB	AW23	AW24	AW22	AW21

• Input/Output Constraints

The sFPDP core contains one output (**PHY_TX_ENABLE**) and two inputs (**PHY_TX_FAULT**, **PHY_RX_LOSS**) that can be used to control directly a SFP optical transceiver. PAROLI transceivers should be controlled by an additional component that directly interfaces with these ports.

Please note that **PHY_TX_ENABLE** must be first inverted before being connected to the external pad.

6.20.7 Resource Utilization

Resource count and relative usage in the target Xilinx Virtex II Pro – XC2VP70-6FF1517:

Note: Please note that the figures above are for an optimized version of the core that does not implement CRC Decoding on the RX path.

6.20.8 Version History

6.21 DDR Memory Interface

The P512MB Memory Option provides two independent DDR SDRAM ("Dual-Data Rate, Synchronous Dynamic Random Access Memory") memory banks that are accessed through two independent interfaces: DDRA and DDRB. Each memory bank is defined by four DDR SDRAM devices each with a 16 bits wide data bus. Thus the data bus of each bank is 64 bits wide. The DDR SDRAM clock runs at 166 MHz and provides a usable bandwidth of 2 GB/s.

The size of each DDR SDRAM device is 512 Mbits, leading to a total of 256 MB per bank.

6.21.1 Functional Description

After a bit file is loaded, the DDR SDRAM memories must first be initialized. Once the initialization is completed, the access to a DDR SDRAM bank can be performed either from the Internal Bus (for access to/from the PCI bus) or from the User Port.

The User Port and the Internal Bus port of a bank cannot be simultaneously active. The active port can be set independently for each bank. It is not possible to simultaneously access both memory banks through the Internal Bus.

The User Port is optimized for high throughput transfers using Burst mode accesses. Single access is also available but will be less efficient than single access to the Dual Port SRAM. The DDR memory interface core contains multiple read/write buffers in order to sustain the 2 GB/s throughput. The buffer handling is automatically performed by the core. In the same way the DDR memory refresh cycles are automatically managed by the core.

The Internal Bus port enables DMA readout through the PCI backplane at up to 132 MB/s.

The DDR memory interface core includes a self-test. This self-test covers the entire memory depth and is performed at full speed with different test patterns. This test can be run through the AcqirisAnalyzer application if the base design is loaded in the FPGA.

6.21.1.1 Initialization

After the bit file is loaded the DDR memory initialization begins automatically. It will end several microseconds after the user program releases the **SGReset_n** bit of the control register of the core **acq_ctr_reg**. When the initialization is completed, the **Init_DDR_Done** bit of the DDRStatus register is set to '1'. The user program should wait for it before attempting to access the DDR memory.

6.21.1.2 Minimum Number of Transfers

The core **ddr_interface** configures the memory devices to use burst4 transfers. This means that a minimum of four words of 64 bits are transferred to or from the memory when accessing the memory. It therefore requires a minimum of two transfers on the User Port (2 x 128 bits) and a minimum of 8 transfers on the Internal Bus port (8 x 32 bits).

6.21.1.3 Read Access Time

The core **ddr_interface** always reads the memory starting at an address aligned to 0 (modulo 128) and reads entire buffer blocks of 128 x 128 bits, even if the start address is not aligned to 0. The address always refers to words of 128 bits. The time to access the first data is then directly dependent on its alignment in the read buffer. As soon as the required data is available, the user is informed with a data valid signal.

6.21.1.4 Port Selection

The bit **LB_Get_Ctrl** of the DDRControl register selects which port will be the active port. Of course the selection must be done prior to accessing the memory bank.

6.21.1.5 User Port

Each User Port has independent clock, data, address, read / write control ports. The data bus width is 128 bits. The user can connect the clock to any required frequency up to 133 MHz as long as the write rate does not exceed the maximum of 2 GB/s, or 128 bits at 125 MHz. This average value must not be exceeded when completely filling a single buffer of 128 x 128 bits. For example, if 128 words of 128 bits were written at a rate of 133 MHz, there should be no attempt to write data for at least 8 clock cycles.

The User Port provides two kinds of accesses:

Single Access: It corresponds to a single memory access (burst4) which always results into a double transfer at the User Port (2 x 128 bits).

Burst Access: It corresponds to *n* consecutive memory accesses (burst4) which always results into *2n* transfers at the User Port (n x 2 x 128 bits).

Any User Port access begins by activating the signal **UPx_ADS** for one clock cycle and ends by activating the signal **UPx_End** for one clock cycle. The transfer direction, type, and start address are sampled when **UPx** ADS is active.

*NOTE***: The UPX_Address address is defined on a basis of 128-bit words, which differs from the internal bus address.**

The start address on the **UPX_Address** bus must always be 0 modulo 2 (i.e. be a multiple of 2).

In the case of write access, the signal **UPx_WriteEn** should be activated when valid data are present on the **UPx_DataW** bus.

In the case of read access, the signal **UPx_DataR_Valid** is activated when data are available. The user should then activate the signal **UPx_DataR_En** to get the data available on **UPx_DataR** with a latency of one clock.

6.21.1.6 Internal Bus Port

The Internal Bus port provides access to the control register, status register, and to the memory. Access to the register uses the direct access mode of the Local Bus interface. Access to the memories uses indirect addressing with DMA capability for fast readout.

Each memory bank is seen through the Internal Bus as a memory space of 64M words of 32 bits.

The start address is the content of the indirect address register of the Local Bus interface. *NOTE***: The address is in bytes, which differs from the user port address.**

Valid address are $(0 + n * 4)$, where n [0..64M] is the targeted 32-bit word.

Reading the DDR memory can start at any valid address.

The DDR core writes data to the memory with a minimum burst of four 64-bit words. Therefore the DDR core accumulates eight 32-bit words into an intermediate buffer of 256 bits prior to writing. In case an access ends before 8 words are accumulated, the last intermediate buffer remains in the DDR core and is not written to the memory. Any write access to an address 0x0 modulo 0x20 (8x32 bits) overwrites the intermediate buffer even if it was previously partially filled.

6.21.1.8 DDR SDRAM Clock Structure

The clock speed of the DDR SDRAM devices is 166 MHz. The DDR SDRAM controller uses three different 166 MHz clocks generated from 3 different DCMs to ensure the DDR SDRAM device timing.

- **SYS_DDR_CLK:** is used to generate the DDR command and the DDR data output.
- **STB_CLK**: generates the DDR SDRAM clock and the DQS strobes.
- **SMP_CLK**: is internally used, to set the sampling point of the DDR read data properly

All these clocks are shared among the two DDR-SDRAM controllers.

The **STB_CLK** and **SMP_CLK** can be individually shifted. This allows exact matching of the timing of the DDR SDRAM devices to compensate the board layout delays.

The **STB_CLK** can be shifted by using the phase shift option **DCM_EXT_PS**. The **SMP_CLK** can be shifted by using the phase shift option DCM SMP PS. The phase shift affects always both DDR SDRAM controllers. It can't be set individually.

NOTE: **The phase shift is fixed by design. Developers should not modify the default value**.

6.21.1.9 Self-Test

The DDR memory interface core also implements a self-test that is used in production for testing the DDR-SDRAM memory devices. The goal of this test is to fill the whole memory with four types of patterns: all '0', all '1', '0' \rightarrow '1' \rightarrow '0', and ramps on 16 bits (for 160 bits, 10 ramps of 16 bits) and then to read back the memory to check the proper behavior.

The test is started by writing the bit **Start_Self_Test** in the DDRTestControl register. This test can be run in different modes. The simplest mode performs the entire test and counts the number of errors. This mode is selected by setting the bit **Self_Test_Autocont** in the DDRTestControl register before running the test. When the test is complete, the bit **DDR_Ready** of the DDRStatus register is set to '1'. The bit **Self_Test_Ok** of the DDRTestStatus register is '1' if the test was successful, otherwise it is $^{\circ}0^{\circ}$.

*NOTE***: Developers need not know more details. The tests can be executed by running Acqiris Analyzer with the Base Design firmware.**

6.21.2 Instantiation

The DDR memory interface core is already instantiated in the base design example. It is always associated with its companion, **ddr_interface_buffer**, which handles the Xilinx IO primitives.

6.21.3 Port Description

6.21.4 User Port Timing Diagrams: Burst write and Single write

Note1: **UP_ADS** initiates the transfer. **UP_Write**, **UP_Burst,** and **UP_Address** must be valid

simultaneously to **UP_ADS**.

Note2: The start address **UP_Address** must be 0 modulo 2.

Note3: **UP_WriteEn** enables the transfer of the actual value of **UP_DataW**.

Note4: The average writing rate must not exceed 2 GB/s for longer than 128 transfers.

Note5: The number of transfers in a burst is not limited.

Note6: The number of transfers in a burst must be an even value.

Note7: **UP_End** must be '1' for one clock cycle in order to terminate the transfer.

Note8: Any sequence of read or write, burst or single must be separated by at least 3 clock cycles.

6.21.5 User Port Timing Diagrams: Burst read

- Note1: **UP_ADS** initiates the transfer. **UP_Write**, **UP_Burst,** and **UP_Address** must be valid simultaneously with **UP_ADS**.
- Note2: The access time depends on the alignment of the start address **UP_Address** with respect to the read buffer.
- Note3: The start address **UP_Address** must be 0 modulo 2.
- Note4: **UP_DataR_En** enables reading. It must be activated only after valid data are present in the read buffer of the DDR core. This is true when the signal **UP_DataR_Valid** becomes '1'. The data will be present on the signal **UP_DataR** with a latency of one clock cycle.
- Note5: The average reading rate must not exceed 2 GB/s for longer than 128 transfers.
- Note6: The number of transfers in a burst is not limited.
- Note7: **UP_End** must be '1' for one clock cycle in order to terminate the transfer.
- Note8: Any sequence of read or write, burst or single must be separated by at least 3 clock cycles.

6.21.6 User Port Timing Diagrams: Single Read

- Note1: **UP_ADS** initiates the transfer. **UP_Write**, **UP_Burst,** and **UP_Address** must be valid simultaneously with **UP_ADS**.
- Note2: The access time depends on the alignment of the start address **UP_Address** with respect to the read buffer.
- Note3: The start address **UP_Address** must be 0 modulo 2.
- Note4: **UP_DataR_En** enables reading. It must be activated only after valid data are present in the read buffer of the DDR core. This is true when the signal **UP_DataR_Valid** becomes '1'. The data will be present on the signal **UP_DataR** with a latency of one clock cycle.
- Note5: **UP_End** must be '1' for one clock cycle in order to terminate the transfer.
- Note6: Any sequence of read or write, burst or single must be separated by at least 3 clock cycles.

6.21.7 Registers

Each register exists both for the DDR BankA and the DDR BankB. The first value in the column "Register Number" and in the column "Register Address" is for the register of BankA, the second value is for the register of BankB.

Each bit has a different meaning depending on the access direction.

6.21.7.1 DDRControl

1 Internal bus port (indirect address)

6.21.7.2 DDRStatus

1 Internal bus port (indirect address)

- **[12] Stop_Rd_Flag R** Status for read access:
	- **0** A read access is active.
	- **1** A read access is stopped. The DDR core is ready for another access

6.21.7.3 DDRTestControl

6.21.7.4

[24..0] Self_Test_Addr_KO R Address location in the DDR SDRAM

6.21.7.5 DDRTestData0

[31..0] Self_Test_Data_KO_1 R Data bits (31:0) at the DDR SDRAM address location

where a mismatch was found

6.21.7.6 DDRTestData1

[31..0] Self_Test_Data_KO_2 R Data bits (63:32) at the DDR SDRAM address location where a mismatch was found

6.21.7.7 DDRTestData2

[31..0] Self_Test_Data_KO_3 R Data bits (95:64) at the DDR SDRAM address location where a mismatch was found

6.21.7.8 DDRTestData3

[31..0] Self_Test_Data_KO_4 R Data bits (127:96) at the DDR SDRAM address location where a mismatch was found

[24-0] Self_Test_Error_Counter R In auto-continue mode, these bits

indicate the number of errors during the last self-test

6.21.7.10 DDRClockControl

Developers should not modify nor write to this register. The proper behavior of the DDR memory could be altered. This register is common for both DDR Banks.

[25] DCM_Smp_Change_Start W Start DCM Smp Phase shift

- **0** no action
- **1** Phase shift process of the DCM Smp is started

6.21.8 Accessing the DDR SDRAM Memory

DDR memory content could be read or write by the user program using the Indirect Addressing register. The Indirect Address Register and Buffer Identifier Register should be set prior read or write the memory.

[31..0] RWData RW Data format depends on the customer application.

[31..0] RWData RW Data format depends on the customer application.

6.21.9 Constraints

• Clock Constraint

This core assumes an **IB_Clk** frequency of 33 MHz. This constraint must be defined for the clock manager component and is automatically propagated throughout the whole design.

• User Port Clock Constraints

This core assumes a **Sysclk** frequency of maximum 133 MHz. This constraint must be defined for the clock manager component and is automatically propagated throughout the whole design.

• DDR A&B Port Clock Constraint

This core assumes a DDR clock frequency of 166 MHz. This constraint must be defined for the clock manager component and is automatically propagated throughout the whole design.

• Output and Input Signal constraints

They are set in the design, using Xilinx primitives.

6.21.10Resource Utilization

Resource count and relative usage in the target Xilinx Virtex II Pro – XC2VP70-6FF1517:

6.21.11Version History

6.22 DDR Memory Control Example

The block **ddr_ctr_test_only** is delivered as an example of interfacing the **ddr_interface** core. Developers should remove it or adapt it for their own purpose. Its main function is to verify the correct behavior of the two user ports of the **ddr_interface** block. This is done by exercising fixed pattern with short burst (2x128 bits) and long burst (256x128 bits).

6.22.1 Port Description

6.22.2 Registers

6.22.2.1 DDREControl

6.22.2.2 DDREStatus

6.22.3 Resource Utilization

Resource count and relative usage in the target Xilinx Virtex II Pro – XC2VP70-6FF1517:

6.22.4 Version History

6.23 Base Streamer Example

The block **str1_example** is instantiated in the Base Streaming Base Design described in the paragraph 5.5. It is an example of how to build different types of data frame and how to send the frames to the serial front panel data port controller **slc_controller** that is instantiated in the block **slc1_interface.**

This core also implements the two monitoring buffers, the TX-Monitor buffer and the RX-Monitor buffer. Both can be read by program and are useful for verification purpose.

The block **str1_raw** mixes the stream A and B to a single unified stream in an interleaved fashion. The unified stream could also be reordered in order to align the trigger position to the 16 samples data blocks. Once enabled and after each trigger, the block **str1_raw** generates and sends a Raw Data frame to the FrameR port of the Frame multiplexer. The Raw Data frame has a 128 bits header followed by a programmable number of raw samples [or bytes].

The unified stream is also connected to the block **str1_acc**. This block perform the store accumulate function. The number of acquisition to accumulate is programmable from 1 to 256. When the accumulation completes, the block **str1_acc** generates and sends an Accumulated Data frame to the FrameA port of the frame multiplexer. The Accumulated Data frame has a 128 bits header followed by a number of accumulated data equal to the number of programmed of Raw Data samples. In bytes, this corresponds to double the number of programmed samples because the accumulated data is now on 16 bits instead of the 8 bits initial raw Data.

After the Accumulated Data frame has been sent to the frame multiplexer, the block **str1_parameters** generates and sends a Parameter Data frame to the FrameP port of the Frame multiplexer. The Parameter Data Frame has a 128 bits header followed by a fixed number of parameters. In the example, there is 256 parameters, each parameters is 128 bits wide.

The Frame Multiplexer simply multiplexes one of the input frames to TX-Frame output. The TX-Monitor Buffer is a spy on the TX-Frame and can be read by the user program.

For verification, the front-panel TX output of the optical link could be looped back to the RX input of the optical link and the received data could be monitored with the RX-Monitor Buffer and readout by the user program. This makes possible to verify received data are strictly identical to the transmitted data.

Once enabled, the TX- and the RX-Monitor buffer will store one Raw Data frame, one Accumulated Data frame and one Parameter Data frame and will stop until restarted. Two readable status bits, one for RX and one for TX buffer, indicate when the monitor buffers are ready for readout.

Monitoring can be enabled or disabled at any time. Monitoring has no effect on the streaming process.

6.23.1 Framing Sequence Flow Chart

The streaming or framing sequence is controlled by the main state machine **str1_ctr**.

6.23.2 Raw Data Frame

The Raw Data Frame consists of a 128 bits header followed by a programmable number of raw data. Each raw data is 8 bits. Header, 1x 128 bits

6.23.3 Accumulated Data Frame

The Accumulated Data Frame consists of a 128 bits header followed by a programmable number of accumulated data. Each accumulated data is 16 bits. Header

6.23.4 Parameter Data Frame

The Parameter Data Frame consists of a 128 bits header followed by a 256 parameters. Each parameter data is 128 bits. Header

6.23.5 Port Description

6.23.6 Registers

6.23.6.1 Main Control Register

This register defines the main control of the Base Streamer Application.

To restart another capture, the start capture bits, CPTB and CPRB shall be set to '0' and then set '1' again.

[31] RDY R Buffer Ready: After a capture is started, **RDY** is set '1' when the TX-Monitor buffer is ready for readout. **RDY** is set '0' when the capture bit **CPTB** of the Main Control Register is set '0'.

6.23.6.3 RX-Monitor Buffer Control and Status

[31] RDY R Buffer Ready: After a capture is started, **RDY** is set '1' when the RX-

Monitor buffer is ready for readout. **RDY** is set '0' when the capture bit **CPTB** of the Main Control Register is set '0'.

6.23.6.4 Base Streamer Configuration Register

Register 73 defines the length of the Stripe Frame for Stream.

[15..0] SFS RW Size of a Stripe Frame in units of 16-sample blocks. **SFS** does not take into account the size of the Header. The number of samples transmitted with a Stripe Frame is **SFS** x 16 plus the Header size. The valid range is 256 samples to $64K$ samples $(SFS = 0xF$ to $0xFFF)$

6.23.7 Resource Utilization

Resource count and relative usage in the target Xilinx Virtex II Pro – XC2VP70-6FF1517:

6.23.8 Version History

7. VHDL Test Bench

7.1 Overview

The Agilent Acqiris-supplied Test Bench is a simulation environment that simplifies the simulated functional verification of new or existing designs.

There is one test bench for each base design. The test bench component name is the name of the base design with the adjunction of *"***_tb"**. The test bench usually contains a tester component, the base design itself, and the attached memories when required. There is a single tester for all ac2x0 base designs, **ac240_top_sysclk_tester** and one tester for the Base streamer: **sc240_top_sysclk_str1_tester**.

The tester has been designed with the requirement that implementing new tests should not require recompilation for simulation. It is also based on the concept of executing the self verifying tests while the simulation is running. This is achieved by reading and executing commands from a text script file, configuring the FPGA, running some simulated operations, and then reading the resulting data with the ability to compare them to a reference and to report the result of the comparison. The report feature can be configured to list only the errors, all test results or all commands.

The reference data can be either intrinsic data or data read from a text file. The test results are reported to the Modelsim transcript window with a basic "end of simulation" summary.

Developers need not understand the tester in detail, but should be aware of the existing commands to be able to write their own test bench scripts. The table below is a summary of the existing commands. They are described in detail later in this chapter.

7.2 VHDL Generic of the Tester Component

Several simulation parameters can be set through VHDL generics of the tester component.

7.3 Script Command Syntax

A script consists of a collection of files including commands. Each command contains first a command name keyword followed by a series of arguments.

The syntax of this language is divided into two grammars. The first of is the lexical grammar which define the tokens of the language. The second one is the syntaxical grammar which defines the correct sequences of tokens to write commands. The two grammars are as follows in the EBNF notation.

In the syntaxical grammar, all the italic upper-case words refer to tokens defined by the lexical grammar.

7.3.1Lexical Grammar

7.3.2 Syntaxical Grammar

7.3.3Description of the two grammars

A script contains a list of commands and some comments. Comments begin with a double dash and are valid until the end of a line (as in VHDL). Except for empty or comment lines, a line contains exactly one command which consists in a command name followed by arguments. An argument is either a number, a string, a constant or a switch. A switch is special argument type composed of two parts: the first one is a backslash follows by a character while the second one is either a number, a string or a constant. Each command must be followed by a semicolon. The arguments of a command are either mandatory or optional. The optional arguments always follow the mandatory ones, but the switches, which are optional by definition, always follow the optional arguments. In short, the arguments are in the following order: mandatory parameters, optional parameters, and switches.

Only 32-bit unsigned values are supported. The following syntax must be observed within the script files:

- 0d must precede any decimal value (0d11)
- 0x must precede any hexadecimal value (0xB)
- 0b must precede any binary value (0b1011)

7.3.4 Special rules

Some rules are not expressed within the grammars. They are as follows:

- the maximum number of commands is 1000
- the maximum number of tokens is $20'000$
- the maximum number of declared constants is 400
- the maximum size of a token is 120 characters
- a constant is valid from the line after its declaration to the end of the script independently of the files structure of the script. If a constant is declared in a file F2 called by the file F1, it is valid from the line after its declaration in the file F2 to the end of the file F1 including all files called from F1 after F2. In other words, the file hierarchy is first flatten before checking the scope of the constants
- a group can be opened in a file and closed in another one. As for constants, the file hierarchy is first flatten before checking for groups

If needed, these values can be changed in the file **type_def_pkg.vhd** in the ACQ_LIB library.

7.3.5Data files

Some commands (e.g. CWF and CRFB) need a string argument which indicates a file containing data to write on the bus or data to use for comparison. Such a file must respect the following syntaxical grammar.

An example of such a file is given above:

```
-- generated by the command $ perl ./WfGen.pl -b 10 -1 50 -o 512
0d512 
0d576 
0d639 
0d700 
0d758
```
7.4 Script Commands

This section details all the available commands. For each command, all the arguments are described. Note that an argument in square brackets indicates an optional argument that can be omitted.

Note that all arguments can be set explicitly or with predefined constants, using the DC or DF command, i.e. a number can be replaced by a constant declared with the DC command and a string by a constant declared with the DF command.

All the commands are blocking in the sense that the execution of the script is paused until the command is finished. They are two exceptions to this rule: D2RF and D2WF.

7.4.1Creating Groups: BG / EG

In order to facilitate the simulation of a complex design, the concept of group of commands was introduced. It is therefore possible to run the whole script including all files or to run only some groups.

Each group is defined by a label (a string) and is delimited by the command BG (Begin Group) and EG (End Group).

Begin group. BG NAME

End group

EG NAME

The entire text is displayed

NAME *string* Name of the group

Example: BG "test";

Defines the group "test"

EG "test";

7.4.2Displaying Comments: LL

Displays comments in the Modelsim transcript window.

LL [TEXT]

TEXT *string* This text is displayed

Example:

LL "TEST9 FIFO Read"; The text "TEST9 FIFO Read" is printed to the Modelsim transcript window.

7.4.3Report Control Command

This command is useful to modify the reporting behavior without the need of recompiling the design. It allows reducing the amount of text being printed.

The command **SHOWAC** configures the test bench to report all subsequent commands to the Modelsim transcript window, independently of the setting of the generic parameters **ShowAllCmd** or **ShowAllTest** of the tester component.

The command **HIDEAC** configures the test bench to revert to the reporting as defined by the generic **ShowAllCmd** or **ShowAllTest** of the tester component. In other words, it cancels the effect of the **SHOWAC** command.

Forces the reporting of all commands to the Modelsim transcript window.

SHOWAC

All subsequent commands of the test sequence are reported, until the **HIDEAC** command is issued.

Forces the reporting to the rules defined by the tester generic. HIDEAC

Example:

SHOWAC;

Other commands…

HIDEAC;

7.4.4Defining a Numeric Constant: DC

The DC command defines a numeric constant of type unsigned integer. This constant can replace any numeric parameter of the same type in any command. Remember that the name of a constant must begin with an underscore.

7.4.5Defining a String Constant: DF

The DF command defines a string constant. This constant can replace any string parameter in any command. Remember that the name of a constant must begin with an underscore. This type of constant is usually used to define paths to script files or data files.

Defines a string constant, name, and value limited to 120 characters (including quotes) DF NAME VALUE

VALUE *string* Any valid sequence of characters.

Example:

7.4.6Executing a Script: EF

The EF command enables execution of a test bench script from a script file. This enables to split a number of tests into several files, making them more readable and easier to handle. No limitation exists on the hierarchy depth, i.e. a script can call another one which can call a third one, etc.

Defines a string constant, name, and value limited to 120 characters (including quotes) EF FILENAME

FILENAME *string* Name of the script file to be executed

Example:

7.4.7Run the Simulator: RUN

The RUN command serves two purposes: It always runs the test bench for the amount of time specified by the first parameter value. It also can delay the processing of the following script commands for a certain amount of time if the second parameter value is omitted or null. Otherwise, the subsequent script commands are immediately processed by the test bench.

When a command is initiated, for example when writing a bit into a register that triggers a complete acquisition (issued from a CW command), the simulation time advances until the CW command is complete. But afterwards, the simulation does not continue unless there is another command to be executed. If you want to run for a defined time before executing another command you can use the RUN command.

TIME *number* Time in ns.

Example:

7.4.8Writing to Local Bus: CWx

This command emulates writing to the module, and more specifically to the FPGA, which is the area of interest for firmware developers. It allows single or repeated single writes as well as burst writes. This command can be used to configure and control processes within the FPGA. A CWx command produces a write access (or several write accesses) on the Local Bus.

Single or repeated write, explicit data.

CW ADDRESS WDATA [INCR] [REPEAT]

This command can be used for Direct as well as for Indirect Access. In the case of Indirect Access, it executes a number of single word transfers.

Burst write, explicit data.

CWB ADDRESS WDATA INCR BURSTLEN

This command only allows Indirect Access.

Single or multiple write, data read from file.

CWF ADDRESS RFILE OFFSET REPEAT

This command can be used for Direct as well as for Indirect Access. In the case of Indirect Access, it executes a number of single word transfers.

Example:

7.4.9Reading from Local Bus: CRx

This command emulates reading the module, and more specifically reading the FPGA, which is the area of interest for firmware developers. It allows single or repeated single reads as well as burst reads. This command can be used to configure and control processes within the FPGA. A CRx command produces a read access (or several read accesses) on the Local Bus.

Single or repeated read, explicit data.

CR ADDRESS RDATA [INCR] [REPEAT]

This command can be used for Direct as well as for Indirect Access. In the case of Indirect Access, it executes a number of single word transfers.

Burst read, explicit data.

CRB ADDRESS RDATA INCR BURSTLEN

This command only allows Indirect Access.

Burst read, Data read from file.

CRFB ADDRESS RFILE OFFSET REPEAT

This command only allows Indirect Access.

Available switches:

\M MASK *number* Mask for the comparison. A '1' at a given position indicates that this bit position will be taken into account. When omitted, the mask is put to 0xFFFFFFFF

Example:

7.4.10 Writing to Internal Bus: IWx

This command partially emulates writing to the internal bus port (IB-BUS) of the tester component **acqt_acqiris_tester_top** of the library **acq_lib**. This port is a 'simulation' port and is not identical to the IB-BUS inside the FPGA. The command **IWx** therefore cannot be used to communicate directly with the internal bus within the FPGA. The IB-BUS port of the tester component is usually not forwarded to the test bench component of the Base Designs.

Developers can use this command to implement test benches for sub-parts which communicate with the internal bus port as defined by Agilent. By connecting such sub-parts directly to the IB-BUS of the tester component, the test bench complexity for non-system test benches is reduced.

These "Ixxx" commands have a corresponding "Cxxx" command. This simplifies the conversion of internal bus test benches to system test benches, by simply replacing the "I" with a "C".

Only a single Internal Bus can be emulated with tester component.

Single or repeated write, explicit data.

IW ADDRESS WDATA [INCR] [REPEAT]

This command can be used for Direct as well as for Indirect Access. In case of Indirect Access, it executes a number of single word transfers.

The address is any valid FPGA address except the Indirect Data Register.

Burst write, explicit data.

IWB ADDRESS WDATA INCR BURSTLEN

This command should be used only in the case of Indirect Access. The address is the Indirect Data Register.

Single or multiple write, data read from file.

IWF ADDRESS WFILE OFFSET REPEAT

This command can be used for Direct as well as for Indirect Access. In the case of Indirect Access, it executes a number of single word transfers.

Example:

7.4.11 Reading From Internal Bus: IRx

This command partially emulates reading from the internal bus port (IB-BUS) of the tester component **acqt_acqiris_tester_top** of the library **acq_lib**. Please refer to the comments of the previous section for more explanations.

Single or repeated read, explicit data.

IR ADDRESS RDATA [INCR] [REPEAT]

This command can be used for Direct as well as for Indirect Access. In case of Indirect Access, it executes a number of single word transfers.

The address is any valid FPGA address except the Indirect Data Register

Burst read, explicit data.

IRB ADDRESS RDATA INCR BURSTLEN

This command should be used only in the case of Indirect Access.

The address is the Indirect Data Register.

Burst read, Data read from file.

IRFB ADDRESS RFILE OFFSET REPEAT

This command only allows Indirect Access.

Available switches:

\M MASK *number* Mask for the comparison. A '1' at a given position indicates that this bit position will be taken into account. When omitted, the mask is put to 0xFFFFFFFF

Example:

7.4.12 Clock Generation: CKx

Up to 8 different clocks can be defined for test benches. The clocks are generated on the outputs **ExtClk(7:0)** of the tester component: **acqt_acqiris_tester_top** of the library **acq_lib**. Each one can be enabled or disabled separately. These clock signals are usually passed to the test bench component of the Base Designs.

In the previous version of this command, the base unit was a nanosecond, not a picosecond. All the custom scripts using the previous "ns" units must therefore be modified to the new "ps" units.

7.4.13 Probe Interface: WP

Up to 8 different probes can be used for test benches. The signals to probe must be connected to the inputs **ExtProbe(7:0)** of the tester component **acqt_acqiris_tester_top** of the library **acq_lib**. Each probe can be masked individually. The probe signals are usually connected to the test bench component of the Base Designs.

The implemented function simply waits until the defined masked pattern exists on the signal **ExtProbe**. This is useful to wait for some process to end, before continuing the simulation (example: wait for an interrupt signal).

MASK *number* An 8-bit mask where the bit i, in the range 0 to 7 will mask the value of the signal ExtProbe(i), setting the probe value to be '0' if the bit is set '0' or to the value of the connected signal if the bit is set '1'.

Example:

WP 0b1011 0b11; Wait until signal $3=0$ AND signal $1 = 1$ AND signal $0 = 1$

7.4.14 Data Stream Generation: MACF

This command generates a digital data stream intended to emulate the acquisition and demultiplexer function that supplies ADC data to the Data Processing Unit.

The data are read from a file and demultiplexed to the signal **DE_DATA** which is an output from the component **acqt_acqiris_tester_top** of the library **acq_lib**. The command also generates the clock **DECLK** that must be used to store the data. The output signal **DE_DATA** is 16 samples wide. The negative edge of **DECLK** must be used for clocking it into subsequent registers.

This is a single channel command. For multiple channel versions there some additional circuitry is implemented within the tester component of the Base Designs. For dual channel versions, we usually use the MACF command at twice the effective sampling rate, the data being de-multiplexed by 2 and the clock period multiplied by two.

The data stream can start in two different ways, either immediately after the command is executed or triggered by the input signal **TRACPT** of the component **acqt_acqiris_tester_top**. Please read the description of the base design tester component to see if it is available and how it has been connected.

Example:

MACF ../src/aaa_debug 0d8 d10; Generate immediately 10 blocks of 16 data values from file, **declk** period is 8 ns.

7.5 Version History

8. Design Flow

The purpose of this chapter is to describe the supported design flows and tools. You will find a description on how the tools shall be configured, on what is specific to Agilent and on where to find the information developers will need.

There are multiple design flows that are different from one to the next because the design entry tool and/or the synthesizer are different. The design entry tool can be either HdlDesigner from Mentor Graphics or a simple text editor while the synthesizer can be either Precision Synthesis from Mentor Graphics or XST from Xilinx.

The VHDL simulator is Modelsim, there is no other choice. The "Place and Route" tool is ISE from Xilinx.

It is responsibility of the developer to attend to specific course in order to get used to VHDL design and tools usage.

The design flow can be :

The design entry tool for the flows without HdlDesigner can be either a simple text editor or another higher level design entry tool.

The installer program will copy all FDK design files to the directory at the location defined by the environment variable AcqirisFdkRoot. This directory is referenced hereafter as the **FDKdirectory** whereas **\$AcqirisFdkRoot** is used in path names and **%AcqirisFdkRoot%** is used within the value of an environment variable.

The FDK directory structure is described hereafter in the paragraph about the HdlDesigner flow while the key files are listed in the next chapter in the description of the developer library.

8.1 Standard Tools

Developing a new firmware will be faster in the early stage for developers using HdlDesigner. This is why we strongly recommend that our customers buy it. Customers will have the advantage of a fully integrated tool. Agilent Acqiris Technical support will be able to react much faster to any inquiry.

8.2 Design Flow with HdlDesigner

HdlDesigner is our main tool for design management and to run synthesis or simulation. HdlDesigner is a complex program with the capability of doing almost anything for FPGA firmware designers. We make minor changes to the default mentor graphic HdlDesigner configuration. These changes can be set by firmware developers by loading the default Acqiris Team and User configuration.

The directory structure is strongly oriented by the usage of HdlDesigner. It is based on a set of directories containing design libraries. At the upper level, all supported design flows share the same directory structure. So it is also useful for non HdlDesigner users to read this paragraph entirely.

8.2.1Block Diagram

8.2.2Directory Structure of the FDK Installation

\$AcqirisFdkRoot, path to the FDKdirectory

* These directories are present only for the library ac240_developer_lib.

8.2.2.1 HdlDesigner SideData

Side Data are supplementary source design data (such as EDIF, SDF, and document header files) or user data (such as design documents or text files) which are saved with a design unit view and can be viewed using the Side Data browser. (design unit view: state machine, Block diagram, VHDL text $file...$).

8.2.2.2 HdlDesigner SideData Directory

There are two Side Data directories: The design data Side Data directory and the user data Side Data directory. We only use the design data directory. Starting HdlDesigner 2004, the pathname of this directory depends on the type of design unit view it is associated with.

There is Side Data for each component with a non-VHDL description. For example when there is an EDIF or NGC description, which is the case for cores or components created with the Xilinx core generator. The necessary EDIF or NGC view will be copied to the directory **cores** of the developer library.

There is Side Data for each top level base designs. It includes script files and configuration files for downstream tools.

8.2.3Configuring HdlDesigner

This paragraph describes how developers should configure HdlDesigner. All necessary files are copied to the directory **\$AcqirisFdkRoot\HdlDesigner**.

8.2.3.1 Acqiris Team and User Preferences

The User and Team preferences as defined by Agilent Acqiris must be used in order to compile successfully the designs. This can be simply done by setting two environment variables:

HDS_USER_HOME to %AcqirisFdkRoot%\HdlDesigner\Preferences\hds_user

HDS_TEAM_HOME to %AcqirisFdkRoot%\HdlDesigner\Preferences\hds_team

The Team and User preferences are set to recognize the programs listed hereafter. These programs run automatically when necessary from within HdlDesigner. This is true only if the path for the executable is added to the window environment variable PATH.

Microsoft WORD, EXCEL, and POWERPOINT as well as ACROBAT, CORELDRAW, and ULTRA-EDIT.

8.2.3.2 Project File / Library Mapping

HdlDesigner has the concept of Project File and Shared Project File. The Project File defines all project specific libraries while the Shared Project File defines libraries that are shared by multiple projects. A good example of a specific library is the library ac240_fdk while the best example of a shared library is the test bench library acq_lib.

The library mapping is included in the project files. The mapping is a list of paths indicating to Hdl Designer where the files associated with a library are. This includes paths for design files and paths for the downstream tools working directories.

As the path for the Shared Project File is defined within the Project File, we only need to load the Project File to get the settings for all Design libraries.

FDK_Name stands for the main fdk library. For the ac240 FDK, this will be "ac240_fdk".

8.2.4 Simulation with Modelsim

The FDK installation includes the Agilent Acqiris libraries already compiled for the currently supported version of Modelsim. As Agilent does not issue a CD for each new Modelsim version, the customer shall recompile the libraries when using a newer Modelsim version.

Modelsim can be started from the HdlDesigner gui. The simulation resolution shall be set to 1ps.

Once the design is loaded, you shall start the simulator by running it for the desired time: "run 100 us". You might then follow the queries of the Acqiris Test Bench. The test results are displayed in the transcript window. Please refer to the description of the Acqiris Test Bench for more information.

8.2.5 Synthesis with Precision Synthesis

The FDK installation has the Base Design already synthesized for the currently supported version of Precision Synthesis. Precision Synthesis should be started from HdlDesigner as parameterized below.

In the General tab of the Precision Synthesis Settings interface, you must activate the option "Include SDC Constraint files". The synthesis constraint file in the Design Side Data will be used for synthesis.

In the Setup tab of the Precision Synthesis Settings interface, you should activate the option "Overwrite implementation folder". We select this option in order to have the edif and ucf files created by Precision Synthesis always at the same location. This is convenient when ISE is configured to point to these two files.

In the User Script tab of the Precision Synthesis Settings interface, you must activate the option "Run this script after processing" and you must select the correct script file. The script file depends on which Base Design will be synthesized. It is located in the Design Side Data directory of the Base Design, in the folder "/Synthesis/Constraints".

The synthesis will automatically run and save the EDIF and UCF file for ISE. While the EDIF file is always the design entry for ISE, the ucf file to use could be different than the ucf file generated by Precision Synthesis. Details are indicated in the chapter VHDL libraries.

8.2.6 Synthesis with XST (ISE)

XST could be launch directly from HdlDesigner. This flow is not supplied with the FDK installation.

8.2.7 Implementation with ISE

The ISE-EDIF implementation shall be used if the design was synthesized with Precision Synthesis. This is described hereafter in the paragraph specific to the design implementation with ISE.

8.3 Design Flow without HdlDesigner

The directory structure is designed for the use of HdlDesigner. It is recommended that non HdlDesigner users read section 8.2 *DESIGN FLOW WITH HDLDESIGNER* prior to read this one.

8.3.1Block Diagram

The more simple design flow will uses a text editor, Modelsim, and ISE Foundation with the XST synthesizer. Synthesis with Precision Synthesis is also possible.

8.3.2 Simulation with Modelsim

The file modelsim/modelsim.ini should be used to configure Modelsim. This includes the preferences and the library definitions.

8.3.3 Synthesis with Precision Synthesis

Developers should use the two files below to configure Precision Synthesis:

\$AcqirisFdkRoot/lib_projects/*Developer_Library*/precision/*Base_Design*_struct/hds/add_files.tcl

\$AcqirisFdkRoot/lib_projects/*Developer_Library*/precision/*Base_Design*_struct/hds/precision.tcl

Developer_Library stands for the delivered developer library. In case of the ac240 FDK this is the library **ac240_developer_lib**.

Base_Design stands for the delivered Base Designs. In case of the ac240 FDK this can be either **ac240**, **ac210** or **ac240_ddr**.

The script add_files.tcl is executed from the script precision.tcl. These two scripts include references to design files using absolute paths. You should modify them prior of use. The absolute path E:/FPGA shall be replaced by the value you set for the variable \$AcqirisFdkRoot.

8.4 Design Implementation with ISE

We distinguish two ISE implementation paths: the **EDIF path** for which the synthesis is done with an external synthesizer like Precision Synthesis and the **VHDL path** for which the synthesis is done with XST, the Xilinx synthesizer.

As the input files for the **EDIF path** and the **VHDL path** are different, we created two separate ISE projects. The ISE project files for the **EDIF path** are stored in the directory **ise** while the ISE project files for the **VHDL path** are stored in the directory **xst**. We created one ISE project for each Base Design, this leads to 6 ISE projects (3 base designs x 2 paths). Using these project files ensures that you get all the correct settings.

 The configuration for the ISE **Translate**, **Map**, **Place-and-Route**, and **Generate-Programming-File** processes are identical for both the EDIF and the VHDL flows.

8.4.1Cores Directory

There is Side Data for each component with a non-VHDL description like the EDIF and/or the NGC format. This is the case for cores or components generated with the Xilinx core generator. These EDIF and/or NGC files are copied to a common directory, the directory **cores** of the developer library. The delivered ISE projects are configured to search for files in this directory.

8.4.2 Synthesis with XST (ISE)

The ISE project file points to the vhdl files of the fdk libraries (vhdl files located in the directories hdltext of the fdk libraries). Any change in these files is detected, requiring the flow to be re-run.

8.4.3Property Settings for ISE-XST

The Optimization Goal property must be set to speed and the Optimization Effort property to High. The Cores Search Directories property must be set to the **cores** directory. The custom compile file list add_files.txt must be used.

The FSM Encoding Algorithm property must be set to One-Hot.

The property Add I/O Buffers must be unset. The Max Fanout property must be set to 500.

8.4.4Properties Settings for ISE-Translate

The Macro Search Path property must be set to the **cores** directory.

8.4.5Properties Settings for ISE-Map

Mapping the design must be run with the Timing-Driven property set and with an effort level set to high. The Optimization Strategy property must be set for speed.

8.4.6Properties Settings for ISE-Place and Route

8.4.7Properties Settings for ISE-Bit file Generation

We use all default properties except for the "Drive Done Pin High" property which must be set.

8.5 ChipScope

The module could be connected to Xilinx ChipScope using the Xilinx **Platform Cable USB** and an adapter delivered by Agilent.

8.6 FPGALook

FPGALook is a program used to add a header at the beginning of a bit file. This header has predefined fields that can be modified with FPGALook. These fields can be read with the Acqiris Driver function **Acqrs_getInstrument Info**.

The following fields must be filled as indicated below:

Compilation Date: This field is automatically inserted and read from other portions of the bit file.

Techno: Name of the target technology

Model: reference of the target

Target List: block shall be 0, device shall be 0.

Contents of the others fields are up to the Firmware Developer.

8.7 Version History

9. VHDL libraries

The FDK uses components from Acqiris or Xilinx standard libraries

The purpose here is to briefly describe the libraries and their key components.

9.1 Delivered Libraries

The FDK installer will install the VHDL libraries listed in the table below.

9.2 Xilinx Libraries

The Xilinx libraries are not installed by the install program because of their size $(>=100 \text{ MB})$. Developers have to generate them with ISE. The installation procedure is described hereafter.

The HdlDesigner mapping should be modified if the simulator is the modelsim SE version.

9.2.1HdlDesigner Library Mapping

The HdlDesigner mapping uses the default path defined by ISE for modelsim PE and modelsim SE. In case developers use modelsimSE, the HdlDesigner mapping should be modified to point to the file for modelsim se.

9.2.2 Installing the Xilinx Libraries

You shall install the Xilinx " ip update" on top of the standard Xilinx installation in accordance to the supported Xilinx version.

■ download and install ise_81i_ip_update1.zip

9.2.3Compiling the Xilinx VHDL Libraries

Follow this procedure to compile the HDL Simulation Libraries with ISE 8.1.

- Open one of the delivered projects by double clicking on one ISE project file.
- Select the FPGA in the source window (here $xc2vp70-fff1517$).
- Select the Compile HDL Simulation Libraries process in the Processes window.

Xilinx - ISE - D:\FPGA\lib_projects\ac240_developer_lib\xst\ac240_ddr\ac240_ddr.ise - [De Eile Edit View Project Source Process Window Help 口户冒口 4 0 1 1 2 0 博式式式式 A 2 4 2 % X 电值 9 0 M M desc_ × Sources for: Synthesis/Implementation ac240_ddr Ä 自 【xc2vp70-6ff1517 Pres ac240_top_sysclk_ddr - struct (../../hdltext/ac240_top_sysclk_ddr_struct.vhd) [4] 37 - ac240_user_block - struct (././hdltext/ac240_user_block_struct.vhd) [7] [7] 31 - user_block_example - struct (./././ac240_fdk/hdltext/user_block_example_struct.vhd) [4] 3- user block example ctr-fsm (../.././ac240 fdk/hdltext/user block example ctr fsm.vhd) [M] IN_Buffer_A - de_buffer - struct (../../../../lib_common/fdk_lib/hdltext/de_buffer_struct.vhd) E 26_536_s36_s36_s36_m - arch (./././/ib_common/std_xilinx/hdltext/ramb16_s36_s36_m_arch. 21 ramb16_s36_s36 - ramb16_s36_s36 n [4] 11 - ramb16_s36_s36_m - arch (././/././lib_common/std_xilinx/hdltext/ramb16_s36_s36_m_arch. 71 ramb16 s36 s36 - ramb16 s36 s36 \langle $\overline{}$ **ng** Sources **PR** Snapshots **In Libraries** 図 Processes: **Add Existing Source CONTENT** Create New Source Design Utilities (2) Update All Schematic Files Compile HDL Simulation Libraries 审 Regenerate All Cores Pre-Assign Package Pins

Set the properties for Compile HDL Simulation libraries as indicated below.

Run the Compile HDL Simulation libraries process.

The file modelsim.ini shall be adapted to simulate the MGT (Multi Gigabit Transceiver) of the SC products. Note that the MGT simulation models are delivered as encrypted SWIFT models and the SWIFT interface must be enabled and correctly configured to simulate these models.

The above compilation changes the file "modelsim.ini" within the installation directory of ModelSim. If the used "modelsim.ini" file is a different one, as is the case in all modelsim directories of the FDK libraries, the following modifications shall be applied manually to these files:

Edit the modelsim.ini file related to the top level instance of your design (the one that is used to launch the simulation). It should be located at \$AcqirisFDKRoot/ac240_developer_lib/modelsim if the design to simulate is developed from the ac240_developer_lib library as recommended.

Set the simulator resolution to 1ps

; Simulator resolution ; Set to fs, ps, ns, us, ms, or sec with optional prefix of 1, 10, or 100. Resolution = ps

Set the libsm and libswift variables as following:

[lmc] ; The simulator's interface to Logic Modeling's SmartModel SWIFT software libsm = \$MODEL_TECH/libsm.dll libswift=\$LMC_HOME/lib/pcnt.lib/libswift.dll … ; The simulator's interface to Logic Modeling's hardware modeler SFI software

libhm = \$MODEL_TECH/libhm.sl

9.3 Library ac240_developer_lib

As the name suggests, this library, or a copy of it, should be the design library for new firmware(s). It contains the base designs, their test benches, and the user block core skeletons. The user block core skeletons are already instantiated in the base designs.

9.3.1Key Components and Files

Otherwise specified, the file paths are relative to the library directory of the library **ac240_developer_lib** which is \$AcqirisFDKRoot/ac240_developer_lib

9.4 Library ac240_fdk

This is the main library specific for the ac240 and ac210. In order to simplify upgrades to newer fdk versions, **a developer must never modify this library**.

New firmware shall be developed in the developer's library where the Acqiris Test Bench, the top level design, and the user core skeletons have already been copied.

Main component:

9.4.1Key Components and Files

The structure and files are identical to those of the library ac240_developer_lib. Only the design files are included; there are no downstream files, either for synthesis or for simulation.

9.5 Library fdk_lib

This is the library for common component shared between multiple FDKs. The table below is an abstract of the available components or cores. The components listed as a "Core" in the table below are described in the Chapter FDK Core Library. Only components listed in the table to be part of "This FDK" should be used.

9.6 Library fdk_lib_h

Not described in details. This library contains the design files for the Local Bus interface. Versions and changes will not be documented unless a major change seriously affects customer designs.

9.7 library std_lib

Not described in details. Basic logic functions. The name of a component informs the developers on its function. Any developer could use it. See the file(s) for details. Versions and changes will not be documented unless a major change seriously affects customer designs.

9.8 Library acq_lib

Not described in details, only a short description is given here:

9.9 Library std_xilinx

Xilinx primitives: The complex function are mapped to use the Xilinx model from the library unisim. Synthesis tools will recognize these components as black box.

9.10 Library cypress

Simulation model for the SRAM memory.

9.11 Library samsung_ddr

Simulation model for the DRAM memory.

9.12 Library ddr_ctrl_virtex2

9.13 Version History

